

Digital Storage Oscilloscope

6.111 Final Project Project Report

Rolando A. Gonzalez

December 2021

1 Brief

My 6.111 project goal was to implement a fully-fledged digital storage oscilloscope (DSO) on a Nexys-4 field-programmable-gate-array (FPGA), mainly using the on-board 1 mega-samples per second (MSPS) 12-bit analog-to-digital converter (XADC). The main function of this DSO should be to display sampled waveforms onto a VGA-compatible display accompanied by a graphical user interface that would reasonably allow the user to visually deduce a waveform's characteristics and toggle settings to appropriately scale an incoming waveform to fit in the oscilloscope display.




Figure 1: A picture of the FPGA digital storage oscilloscope in action, displaying a 10kHz 900mVpp wave

2 Design Overview

As depicted in the system-wide block diagram (figure 2), the main FPGA verilog code builds a pipeline that goes from the ADC, through a block that interprets collected samples and builds them into a waveform, along another stage that draws all graphical elements on the screen, and out via the VGA display port after being drawn into a cohesive picture.




Figure 2: System wide block diagram

In theory, the design should be sample-count agnostic, taking it as a parameter and counting up to N cycles. The sampling stage should funnel samples at f_s ¹ (possibly with delays in-between samples in order to elongate the time scale), and the interpreter stage will always store N/2 cycles until the DSO triggers² and then store another N/2 samples. The resultant math (to obtain measurements and scale samples to the display) is done over N samples— the results of which are fed into the combinational logic that draws the scope graphical interface. For a 1000x700 grid, N would be 1000. The entire pipeline should be created and designed for a single channel, in order to parallel the same design for an additional channel.

Two block random access memories (BRAMs) would exist in the system, both with enough space to hold a sample for each pixel column in the grid (1000). The data acquisition and waveform stages would each use a clock faster than the one used in the waveform drawer/VGA display stages, as VGA needs a 65MHz clock to handle the horizontal and vertical syncing.

3 The Result

In the final product, the completed oscilloscope displays two waveforms in a 1000x700 grid on a VGA-capable display. A user can toggle multiple parameters to scale the incoming waveforms and can set the oscilloscope to trigger on a rising or falling edge at a given voltage point for one of the active channels. Text below the waveform display grid relays information such as current scaling settings and measurements of the currently active channel. Additionally, a pmod-compatible³ analog front end (AFE) was designed, fabricated, and assembled to directly connect passive oscilloscope probes to the FPGA. The board properly terminates two

¹In this case, 1MSPS.

²The event in which a waveform crosses a specific voltage threshold.

³Pmod compatibility here referring to directly connecting to the 2x6pin connectors on the Nexys4 board.

1:10 probes, re-scales the signal to obtain a 1:1 or 1:50 ratio relative to the signal being probed, and offsets the signal to fit within the full 1.0V range of the XADC, all while being powered by the Nexys4 board's +3V3 rail.

Here's a summary of the oscilloscope's feature-set:

Final DSO Feature List		
Feature	Description	How to Toggle
2 Channel Sampling	Samples two waveforms at 1MSPS each.	Always active
Triggering Type	Determine whether to trigger on a rising/falling edge or disable triggering altogether.	Switches
Triggering Threshold	Set voltage level to trigger on (2mV increments).	Rotary Encoder
Voltage Scaling	Scale voltage per division between 17mV/div up to 1V/div.	Rotary Encoder Knob
Time Scaling	Scale voltage per division between 100uS/div up to 1S/div.	Rotary Encoder Knob
Vertical Offsetting	Move displayed waveforms vertically. Each channel has its own vertical offset.	Rotary Encoder Knob
External AFE Interfacing	Toggle relays on/off on external PMOD daughter board to add attenuation or AC couple incoming signals.	Knob + Switch
Oscilloscope GUI	Oscilloscope displays numeric global settings (timescale, voltage scale), relative GND for each signal, and numeric measurement values for one channel at a time.	Always active
Waveform Measurements	Oscilloscope records minimum, maximum, average, and root mean square of both channels. Only one is displayed at a time (toggleable).	Switch
Sample Filtering	Pass all collected samples through a low pass filter to smooth out sudden transitions (works best with square waves).	Switch




Figure 3: A closeup of the oscilloscope graphical interface, displaying a 900mVpp sine

4 Sub-module Specifics

This section is meant to describe the each sub-module's actions at a high-level, while chronicling insights obtained during development and some musings regarding potential improvements. To reiterate, the project was designed to scale up to multiple channels (2) with the same set of core modules, so some modules will be referred to as just working with a single channel/waveform. All relevant system verilog code can be found in the appendix.

4.1 Data Acquisition

This stage handles interfacing with the ADC and monitoring incoming samples in the event that the samples reflect that the incoming waveform has crossed a specific voltage threshold as it goes from low to high (rising edge) or high to low (falling edge). Additionally, the samples can be channeled through a low pass filter instead of being directly fed into the next stage.

4.1.1 XADC Handler

The XADC is set to simultaneous sampling mode, operating both ADCs in lock step to sample two external analog inputs and storing those samples in two status registers. This functionality is locked to specific sets of XADC channels, so auxiliary channels 3 and 11 (which are connected to the JXADC port) were used. Because the ADCs run in lock step, both status registers are updated at the exact same time.

XADC Characteristics	
Characteristic	Value
Sampling Speed	1M samples per second
Sample Resolution	12 bit
Voltage Step	0.244 mV
Startup Channel Select	Simultaneous Selection
Timing Mode	Continuous

A finite-state-machine (FSM) waits for the XADC to signal that new samples have been captured, and communicates with through the DRP interface⁴ to unload the samples from both channels' sample storage registers. The FSM is always waiting for new samples, and responds to the always-active XADC signaling for new data stored in its registers.

In order to reduce the sampling frequency, we sample every other N samples to reduce sampling frequency f_s to $\frac{f_s}{N}$. One thing to note is that reducing the sampling frequency like so still means that at higher time divisions (e.g., 100 μ S to 1mS), our Nyquist frequency does not stay at the original 500kHz when sampling at 1MSps. But I figured that looking at high frequency waveforms with a large time scale was not a relevant use case, so that method seemed fine. Here's the timescales I achieved with this module:

Timescale and Sampling Rate sampling every other N samples			
N	Sampling Rate ($\frac{f_s}{N}$)	Time Between Samples	Time/Div
0	1MSPS	1 μ S	100 μ S/div
10	100KSPS	10 μ S	1mS/div
100	10KSPS	100 μ S	10mS/div
1000	1KSPS	1mS	100mS/div
10000	100SPS	10mS	1S/div

4.1.2 Trigger Monitor

The trigger takes any 12bit value and monitors the incoming sample feed to see if the 12bit valued threshold is reached or crossed. It also detects whether a signal edge is rising or falling and only triggers on one kind of edge, in order to prevent aliasing on periodic signals that cross the threshold in both ways.

⁴See the *7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* user guide regarding exact DRP sequencing plus timings.

The trigger works by looking at the three most recent samples. It determines whether the signal is rising or falling by using the first and third most recent samples, and it determines whether the threshold is reached by looking at the second most recent sample, with some slack in the event that the signal does not exactly cross our threshold. The problem with this design is that it's not very noise immune, working just fine with our AFE but potentially failing to work if noise muddles the transition type or even causes sequences of rapid triggers as it crosses the threshold endlessly. A good solution might be to expand the buffer in order to average out a trend versus looking at just three consecutive samples.

4.1.3 Sampling Filtering Module

The optional filtering block is included to limit the bandwidth of the scope's current sampling rate to $\frac{f_s}{10}$ using a 30th order low pass filter created using Matlab's fir1 tool⁵ using the following code: `round(fir1(30,.2)*1024)`.

For a Nyquist frequency of 500kHz, the resultant coefficients should produce a 30th order LPF with a cutoff of 100kHz. The coefficients were placed in the fir compiler Vivado IP, which created a module I could selectively funnel samples through for each channel.

4.2 Waveform Interpreter

The waveform interpreter receives filtered/unfiltered 12-bit samples and stores them in a buffer. Nothing too exciting if we're constantly updating the DSO display. In the event that we only want to display when the waveform triggers the DSO, then the buffer needs to store the most recent $N/2$ samples and then collect the rest ($N/2$) when triggered. A circular buffer is used here to solve this issue.

The module also calculates measurements of a given collection of samples: average, minimum, maximum, and the root-mean-square. There are probably many ways of doing this, but this isn't a super critical stage. Timing between frames is long enough and the sample count is small enough for there to be room for inefficiency⁶. This module captures all N samples and then reads them again to do math on that set of N samples.

4.2.1 Circular Buffer Handler Module

To store the $N/2$ most recent samples in an N sized buffer, the buffer is constantly written to and the start address of the most recent $N/2$ samples is maintained and updated. This module is connected to the trigger, and stores the next $N/2$ samples while keeping the same $N/2$ start address. This start address is passed on to the waveform drawer so it knows where to start reading the BRAM (and correctly display the samples in order).

4.2.2 Pixel Calculator and Waveform Measurements Calculator

After N samples have been collected, we read all N samples again and do the following action per measurement:

Measurements: How do they work?	
Measurement	Description
Maximum/Minimum	Start with two 12 bit registers set to 0 (maximum) or 4095 (minimum) and update them if the next sample is larger or smaller respectively.
Average	Add all samples in a $\log_2(1000 * 2^{12})$ -bit sized buffer and divide over 1000 at the end.
Root Mean Square	Add the square of all given samples in a $\log_2(1000 * 2^{12} * 2^{12})$ -bit sized buffer and divide over 1000 at the end and then take the square root.
Pixel Calculation	Divide a given sample over a specific scaling value to maintain a specific voltage/division ratio and calculate its position on the grid.

⁵<https://www.mathworks.com/help/signal/ref/fir1.html>

⁶Not that there needs to be any. Sampling and doing the math in parallel is the immediate better option, but that was not implemented here.

Vivado IPs for dividers and square root calculators were used in order to complete said functions over multiple cycles. I'm sharing below what scalar values I used, and what voltage steps and voltage per division (a division being 70 pixels) they result in.

Pixel Scaling Values			
Scaling Value	Voltage Step / Pixel	Resultant Voltage/Div	Displayed Voltage/Div
1	.244mV	17mV/div	17mV/div
3	.732mV	51mV/div	50mV/div
6	1.46mV	103mV/div	100mV/div
12	2.93mV	205mV/div	200mV/div
17	4.15mV	290mV/div	300mV/div
29	7.08mV	496mV/div	500mV/div
44	10.7mV	752mV/div	750mV/div
59	14.4mV	1.08V/div	1.00V/div

The pixel scaling is close enough to where on the screen, the resultant waveform seems pretty close to the advertised values. But again, they're approximations due to the limitation of working with a 700-pixel tall space.

4.3 Waveform Drawer

The oscilloscope graphical interface consists of a 1000x700 grid where the waveforms from channel A (yellow) and channel B (green) are measured, text reflecting certain settings/measurements, and markers noting the relative GND of the currently measured waveforms. The reason for the 1000x700 dimensions are twofold—the grid houses 10 divisions in either direction (vertical/horizontal) and required to be multiples of 10, while needing to leave extra space in order to be able to place text and markers outside of the grid frame instead of cluttering the grid itself.

This module outputs the required signals used to drive a VGA display. Such a module was shamelessly borrowed from lab 3⁷ of this class. Ideally, a higher resolution could've been used, and the module should be able to naturally scale by tweaking all the parameterized modules accordingly to fit more samples and scale appropriately to a larger resolution. That was not implemented nor tested, though.

The grid is entirely combinational logic, drawing a gray pixel when reaching equally spaced intervals in the x direction and the y direction. The module polls from the global channel offset setting and the pixel location BRAM to draw the GND marker and the pixel for each channel respectively. Note that the other modules are signaled for when this module is polling the BRAMs in order to not collide read and write cycles and potentially write two waveforms at the same time, which looks like the ghost of another waveform is appearing as you trigger on one waveform⁸.


For text, I wrote a module that converts 12-bit values into ASCII characters and plugs them into the alphanumerical ROM display modules I got the code from here⁹. I combine these into a module that takes in info to convert and display alongside the display module's hcount/vcount signals to draw the expected text on the screen.

I stuck to whatever functional rudimentary grid I had originally drawn, but this definitely could use a face-lift. I prioritized getting a functional display/graphical interface up and running, but adding dash markers between divisions and thinking more about the UI/UX aspect of this screen would definitely be a nice-to-have-done.

⁷<https://6111.io/F21/labs/lab03>


⁸This was a huge headache, but this sort of inter-module communication helps a lot!

⁹<https://web.mit.edu/6.111/volume2/www/f2021/cstringdisp.v>



(a) Time scale, voltage scale and measurements

(b) More measurements plus channel being triggered on and measured



(c) Reference GND for channels A/B located on the right

Figure 4: Oscilloscope GUI Additions

4.4 Input/Output Interfacing

The input handler manages inputs by the four rotary encoders: one for the horizontal time scaling, another for the vertical voltage scaling, an additional one for the trigger setting, and a final one for the cursor movement and placement. This stage is pretty straightforward.

4.4.1 Input Handling

Keyes KY-040 rotary encoders (figure 5) were used to cycle through available settings on the DSO. Their power terminals (+/GND) were hooked up to the +3V3 VCC and GND terminals on the JA and JB PMOD ports. All other signal I/O (encoder pins A,B and the button) were mapped as inputs and debounced.

The demonstration code found in the Digilent reference manual¹⁰ for Digilent's own PMOD rotary encoder board was moderately tweaked and used to interface with the rotary encoders. Knob transitions, denoted by a specific sequence of A/B transitions, increase or decrease registers containing settings affecting the sampling pipeline.

¹⁰<https://digilent.com/reference/pmod/pmodenc/start>



Figure 5: Four rotary encoders were connected to the FPGA with jumper wires

4.4.2 Global Settings

The interface module holds settings used throughout other modules, and manages the following global settings:

Oscilloscope Global Settings	
Option	Description
Time Scale	Scales the time between (horizontal) grid divisions. Goes from 100uS to 1S per division.
Voltage Scaling	Scales the voltage between (vertical) grid divisions. Goes from 17mV to 1V per division.
Channel Measure Select	Sets either channel A or channel B as the active channel. The active channel is triggered on and has its measurements displayed on the bottom.
Channel Vertical Offset	Offsets active channel signal "ground" vertically between top and horizontal edges of the screen.
Trigger Threshold	Sets trigger threshold for current active channel in mV. Goes from 0mV to 998mV in 2mV increments.
Trigger Edge Toggle	Switches between trigger event: rising or falling edge.
Manual Trigger Enable	Forces an active trigger. Oscilloscope displays waveforms as fast as it interprets them.
Filter Enable	Enables low pass filtering in sampling stage to smooth out fast edges.
AC Coupling Enable	Enables AC coupling for both channels through the external AFE.
Attenuation Enable	Enables a 1:50 reduction for each channel through the external AFE.

4.5 The Pmod Analog Front End

The analog front end is an external daughter printed circuit board assembly (PCBA) that connects to the JXADC port on the Nexys4 board. It contains three stages: one to terminate a 10:1 passive probe properly with a $1M\Omega$ resistor with a toggleable AC coupling path, an additional toggleable 1:50 reduction stage, and a final 1:10 gain output stage that additionally provides a +0V5 offset to center a signal between the XADCs voltage reference (+1V0) and GND. See appendix for schematic and design file references.

The toggleable features (AC coupling, passive reduction) were designed by using a +3V3 relay and laying out two parallel signal paths between which the relay could choose to route an incoming analog signal through. The relay would be turned on using a simple +3V3 logic N-channel MOSFET with a conservatively high enough power rating (an SOT323 2N7002).

For the gain stage (figure 8), a total gain of 10 was split between two op-amp circuits— a non-inverting topology yielding a gain of 5, and a differential amplifying topology yielding a gain of 2. Originally, the




Figure 6: Analog front end block diagram




Figure 7: Selectable AC coupling through a +3V3 relay (a high pass filter with $f_c \approx 723\text{Hz}$)

gain was cascaded between two stages to increase the bandwidth of each stage¹¹ but such a concern should really only be apparent at higher frequencies beyond the scope of this scope. Both stages use small resistors to ignore the ADA4851's relatively high input bias current. The second stage uses a differential amplifying topology, which results in the following transfer function:

$$\begin{aligned}
 R_A &= R_{11} = R_9 \\
 R_B &= R_{13} = R_8 \\
 V_{OUT} &= 0.5 + \left(\frac{R_A}{R_B} \right) V_{IN}
 \end{aligned}$$

The ADA4851¹² was chosen due to its relatively low power consumption, low cost, high bandwidth, and low voltage offset (0.6mV). To improve the performance of the system, swap out the part for a higher cost part that can provide a more aggressive rail-to-rail output¹³, and one with a smaller input bias current to prevent unintentionally offsetting our signal.

Due to the input bias current of this op-amp, the buffer staged right after the input termination actually creates a large input offset voltage. The ADA4851 has a typical input bias current around $1\mu\text{A}$, which across

¹¹The ADA4851 has a bandwidth of 130MHz at unity gain, for reference.

¹²https://www.analog.com/media/en/technical-documentation/data-sheets/ADA4851-1_4851-2_4851-4.pdf

¹³The ADA4851's output swings to within 60 mV of either rail.




Figure 8: Two op-amp gain stage, the differential amplifier topology at the end inserts a +0V5 offset

the $1M\Omega$ resistor yields a whopping 1V! A quick fix was to swap out U1 for an ADA4891, a pin-to-pin replacement with a bias current of about 50pA at worst¹⁴.

A charge pump converter (LTC1983) was added to enable the AC-coupling of signals by allowing two of the op-amps to swing below GND (down to -3V0). A +0V5 voltage reference output (ADA130) was also included to provide the final offset voltage reference for the differential amplifying topology at the end. To reiterate, a +0V5 offset would center a signal between the XADC's V_{REF} and GND.

Since the AFE adds a +0V5 offset to any incoming probed signal, readings are distorted by said offset. The intention was for the FPGA to respond to this in software and compensate measurements accordingly, but this was never implemented. In the 1:50 attenuation case, selecting and activating this option would increase the voltage scaling and all the measured values by a factor of 50. In theory, this would increase the V_{IN} width this module could operate with—but it would still be rated for about 6Vpp (the op-amp supplies) versus the theoretical max of 50Vpp.

See the following table (referencing figure 9) for the board's top 2x6-pin pinout:

Pmod AFE Pinout		
AFE Pin	JXADC Pin	Pin Function
Pin 1	VCC	Nexys4 VCC (+3V3)
Pin 2	GND	Nexys4 GND
Pin 3	A18	XADC Channel 2 negative terminal/GND
Pin 4	A15	Not Connected
Pin 5	A16	AC coupling EN signal
Pin 6	A14	XADC Channel 1 negative terminal/GND
Pin 7	VCC	Nexys4 VCC (+3V3)
Pin 8	GND	Nexys4 GND
Pin 9	A13	XADC Channel 2 positive terminal
Pin 10	B16	Channel 2 attenuation EN signal
Pin 11	A15	Channel 1 attenuation EN signal
Pin 12	A13	XADC Channel 1 positive terminal

One thing to note about the pinout is that it doesn't line up with pmod port as-is. It should optimally be mirrored across the y-axis (relative to figure 9), else the board is improperly connected. This is a minor layout problem that can be solved with proper rerouting to better match the Nexys4 pmod pinout. The current pmod AFE pinout, while wrong, can be "fixed" by soldering the right angle connector to protrude from the bottom side of the board like in figure 10.

Fully loaded, the board takes up around 160mA¹⁵ of current, which falls below the 1A pmod spec as the Nexys4 on-board power converter can supply enough current. The low quiescent current also gives this board plenty of headroom in the event that the op-amps saturate at +3V3 for extended periods of time.

¹⁴The tradeoff? It has an input offset voltage of around 10mV at worst. :(

¹⁵Most of it comes from turning on a relay (46.7ma/ea) as the op-amps take in about 19mA of quiescent current, plus whatever inefficiency the negative charge pump presents.




Figure 9: Analog front end pmod connector pinout top side view (right angle connector connects here)




Figure 10: Pmod AFE connected to the Nexys4 board

5 Appendix

5.1 System Verilog Code

5.1.1 Top Level Code

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Engineer: rolandog
4 //
5 // Revision:
6 // Revision 0.01 - File Created
7 // top_level.sv
8 //
9 // connects all modules together
10 //
11 // misc logic:
12 // -stages samples between modules to avoid writing to a bram while another module reads from it
13 // -given global channel select variable, pipelines appropriate measurements to text drawer
14 //
15 ///////////////////////////////////////////////////////////////////
16
17
18 module top_level(  input wire clk_100mhz,
19                     input wire adc_ch3n,
20                     input wire adc_ch3p,
21                     input wire adc_ch11n,
22                     input wire adc_ch11p,
23                     input wire[15:0] sw,
24                     input wire encoder_A1, encoder_B1, encoder_btn1,
25                     input wire encoder_A2, encoder_B2, encoder_btn2,
26                     input wire encoder_A3, encoder_B3, encoder_btn3,
27                     input wire encoder_A4, encoder_B4, encoder_btn4,
28                     output logic ac_coupling_enable,
```

```

29         output logic attenuation_enable1,
30         output logic attenuation_enable2,
31         output logic[3:0] vga_r,
32         output logic[3:0] vga_b,
33         output logic[3:0] vga_g,
34         output logic vga_hs,
35         output logic vga_vs,
36         input wire btnc, btnu, btnd, btnr, btnl,
37         output logic [15:0] led
38     );
39 //global variables
40 logic global_reset;
41 assign global_reset = btnc;
42 logic manual_trigger; //0 = no effect, 1 = trigger manually activated
43 logic attenuated_input; //0 = no attenuation, 1 = pmod afe 1:50 attn
44 logic filter_enable; //0 = no filter, 1 = filter
45 logic channel_select; //0 = CHA, 1 = CHB
46 logic edge_toggle; //0 = rising, 1 = falling
47
48
49 logic clk_65mhz;
50 // create 65mhz system clock, happens to match 1024 x 768 XVGA timing
51 clk_wiz_65 clkdivider(.clk_in(clk_100mhz), .clk_out(clk_65mhz));
52
53
54
55 //CHANNEL A
56 logic [11:0] sampleA;
57 logic sample_readyA;
58 logic triggerA;
59 logic draw_waveformA;
60 logic [9:0] start_addressA;
61 logic [11:0] averageA;
62 logic [11:0] maximumA;
63 logic [11:0] minimumA;
64 logic [11:0] rmsA;
65
66
67 //CHANNEL B
68 logic [11:0] sampleB;
69 logic sample_readyB;
70 logic triggerB;
71 logic draw_waveformB;
72 logic [9:0] start_addressB;
73 logic [11:0] averageB;
74 logic [11:0] maximumB;
75 logic [11:0] minimumB;
76 logic [11:0] rmsB;
77
78 //settings
79 logic [2:0] sample_speed;
80 logic [3:0] voltage_scaling;
81
82
83 //bram blocks
84 logic [9:0] sample_bramA_addrA;
85 logic [9:0] addr_A2;
86 logic [11:0] bramA_in;
87 logic [11:0] bramA_out;
88 logic bramaA_write;
89
90 logic [9:0] sample_bramA_addrB;
91 logic [9:0] addr_B2;
92 logic [11:0] bramB_in;
93 logic [11:0] bramB_out;
94 logic bramB_write;
95
96 logic [9:0] hcountA;
97 logic [9:0] hcountB;
98 logic [9:0] hcount_mem;
99 logic [9:0] vcount_pixel_locationA1;
100 logic [9:0] vcount_pixel_locationA2;
101 logic [9:0] vcount_pixel_locationB1;
102 logic [9:0] vcount_pixel_locationB2;
103
104 logic run_mode;
105 logic waveform_trigger_A;
106 assign waveform_trigger_A = (triggerA || manual_trigger || run_mode);
107 logic waveform_trigger_B;
108 assign waveform_trigger_B = (triggerB || manual_trigger || run_mode);
109

```

```

110
111 //text
112 logic [15:0] text_bram_address_write;
113 logic text_bram_pixel_write;
114 logic [15:0] text_bram_address_read;
115 logic text_bram_pixel_read;
116 logic bram_text_write;
117
118 //measurement
119 logic [11:0] average;
120 logic [11:0] maximum;
121 logic [11:0] minimum;
122 logic [11:0] rms;
123
124 logic [9:0] channel_a_offset;
125 logic [9:0] channel_b_offset;
126 logic [11:0] threshold;
127
128 //drawing
129 logic drawing_finish;
130
131 //DATA ACQUISITION STAGE
132 data_acquisition data_acq(.clock_in(clk_100mhz), .reset_in(global_reset),
133 .sample_speed_setting(sample_speed),
134 .sampleA_out(sampleA), .sampleB_out(sampleB),
135 .vauxn3adc_ch3n), .vauxp3adc_ch3p),
136 .vauxn11adc_ch1n), .vauxp11adc_chi1p),
137 .sample_readyA_out(sample_readyA),
138 .sample_readyB_out(sample_readyB),
139 .triggerA_out(triggerA), .triggerB_out(triggerB),
140 .trigger_threshold(threshold),
141 .channel_select(channel_select),
142 .edge_toggle(edge_toggle),
143 .filter_enable(filter_enable));
144
145 //reset interpreter on timescale change
146 logic [3:0] current_sample_speed;
147 logic waveform_interpreter_reset;
148
149 always_ff @(posedge clk_100mhz) begin
150   current_sample_speed <= sample_speed;
151   waveform_interpreter_reset <= (sample_speed == current_sample_speed) ? global_reset : 1'b1;
152 end
153
154 //MATH, DRAWING, AND INTERPRETATION STAGE
155
156 //buffer pixel locations only when screen is not displaying waveforms
157 logic [9:0] vcount_pixel_location_bufferB;
158 logic [9:0] vcount_pixel_location_bufferA;
159 logic [9:0] addr_buffer;
160 logic [9:0] buffer_write_en;
161 localparam OSOPE_BUFFER_SIZE = 1000;
162
163
164 always_ff @(posedge clk_100mhz) begin
165   if ((draw_waveformA || draw_waveformB)) begin //drawing_finish
166     buffer_write_en <= 1'b1;
167     addr_buffer <= 10'b0;
168   end else begin
169     buffer_write_en <= (addr_buffer == OSOPE_BUFFER_SIZE - 1) ? 1'b0 : buffer_write_en;
170     addr_buffer <= (addr_buffer == OSOPE_BUFFER_SIZE - 1) ? 10'b0 : addr_buffer + 1;
171   end
172 end
173
174 waveform_interpreter wfm_intA(.clock_in(clk_100mhz), .reset_in(waveform_interpreter_reset),
175 .sample(sampleA),
176 .sample_ready(sample_readyA),
177 .trigger(waveform_trigger_A),
178 .draw_waveform(draw_waveformA),
179 .average(averageA), .minimum(minimumA), .maximum(maximumA), .rms(rmsA),
180 .addr(sample_bramA_addrA), .addr2(addr_A2),
181 .bram_in(bramA_in), .bram_out(bramA_out),
182 .bram_write(bramA_write),
183 .channel_offset(channel_a_offset),
184 .voltage_scaling_setting(voltage_scaling),
185 .hcount(hcountA), .vcount_pixel_location(vcount_pixel_locationA));
186
187 blk_mem_channel_a sample_bramA (.addrA(sample_bramA_addrA), .clka(clk_100mhz),
188 .dina(bramA_in), .wea(bramA_write),
189 .addrB(addr_A2), .clkB(clk_100mhz),
190 .doubtB(bramA_out), .web(0), .enb(1));

```

```

191
192     blk_mem_channel_a_gui oscope_bramA_buffer (.addrA(hcountA), .clka(clk_100mhz),
193                                         .dina(vcount_pixel_locationA1), .wea(1), .ena(1),
194                                         .addrb(addr_buffer), .clkb(clk_100mhz),
195                                         .doutb(vcount_pixel_location_bufferA), .enb(1));
196
197     blk_mem_channel_a_gui oscope_bramA (.addrA(addr_buffer), .clka(clk_100mhz),
198                                         .dina(vcount_pixel_location_bufferA),
199                                         .wea(buffer_write_en), .ena(1),
200                                         .addrb(hcount_mem), .clkb(clk_65mhz),
201                                         .doutb(vcount_pixel_locationA2), .enb(1));
202
203     waveform_interpreter wfm_intB(.clock_in(clk_100mhz), .reset_in(global_reset),
204                                         .sample(sampleB),
205                                         .sample_ready(sample_readyB),
206                                         .trigger(waveform_trigger_B),
207                                         .draw_waveform(draw_waveformB),
208                                         .average(averageB), .minimum(minimumB),
209                                         .maximum(maximumB), .rms(rmsB),
210                                         .addr(sample_bramA_addrB), .addr2(addr_B2),
211                                         .bram_in(bramB_in), .bram_out(bramB_out),
212                                         .bram_write(bramB_write),
213                                         .channel_offset(channel_b_offset),
214                                         .voltage_scaling_setting(voltage_scaling),
215                                         .hcount(hcountB), .vcount_pixel_location(vcount_pixel_locationB1));
216
217     blk_mem_channel_b sample_bramB (.addrA(sample_bramA_addrB), .clka(clk_100mhz),
218                                         .dina(bramB_in), .wea(bramB_write),
219                                         .addrb(addr_B2), .clkb(clk_100mhz),
220                                         .doutb(bramB_out), .web(0), .enb(1));
221
222     blk_mem_channel_b_gui oscope_bramB_buffer (.addrA(hcountB), .clka(clk_100mhz),
223                                         .dina(vcount_pixel_locationB1), .wea(1), .ena(1),
224                                         .addrb(addr_buffer), .clkb(clk_100mhz),
225                                         .doutb(vcount_pixel_location_bufferB), .enb(1));
226
227     blk_mem_channel_b_gui oscope_bramB (.addrA(addr_buffer), .clka(clk_100mhz),
228                                         .dina(vcount_pixel_location_bufferB),
229                                         .wea(buffer_write_en), .ena(1),
230                                         .addrb(hcount_mem), .clkb(clk_65mhz),
231                                         .doutb(vcount_pixel_locationB2), .enb(1));
232
233     waveform_drawer wfm_draw(.clock_in(clk_65mhz), .reset_in(global_reset), .threshold(threshold),
234                                         .draw_waveformA(draw_waveformA), .draw_waveformB(draw_waveformB),
235                                         .vga_r(vga_r), .vga_b(vga_b),
236                                         .vga_g(vga_g), .vga_hs(vga_hs), .vga_vs(vga_vs),
237                                         .vcount_pixel_locationA(vcount_pixel_locationA2),
238                                         .vcount_pixel_locationB(vcount_pixel_locationB2),
239                                         .channel_offset_A(channel_a_offset),
240                                         .channel_offset_B(channel_b_offset),
241                                         .hcount_mem(hcount_mem),
242                                         .text_bram_address_read(text_bram_address_read),
243                                         .text_bram_pixel_read(text_bram_pixel_read),
244                                         .drawing_finish(drawing_finish));
245
246     display_text_handler text_handler (.clock_in(clk_100mhz), .reset_in(global_reset),
247                                         .attenuated_in(attenuated_input),
248                                         .text_address(text_bram_address_write),
249                                         .average_in(average), .maximum_in(maximum),
250                                         .minimum_in(minimum), .rms_in(rms),
251                                         .sample_speed_setting(sample_speed),
252                                         .voltage_scaling_setting(voltage_scaling),
253                                         .pixel_out(text_bram_pixel_write),
254                                         .bram_text_write(bram_text_write),
255                                         .threshold_in(threshold), .channel_select(channel_select));
256
257     bram_screen_text oscope_gui_text_bram (.addrA(text_bram_address_write), .clka(clk_100mhz),
258                                         .dina(text_bram_pixel_write), .wea(bram_text_write), .ena(1),
259                                         .addrb(text_bram_address_read), .clkb(clk_65mhz),
260                                         .doutb(text_bram_pixel_read), .enb(1));
261
262
263 //INTERFACING
264
265     always_comb begin
266         average = (channel_select) ? averageB : averageA;
267         maximum = (channel_select) ? maximumB : maximumA;
268         minimum = (channel_select) ? minimumB : minimumA;
269         rms = (channel_select) ? rmsB : rmsA;
270     end
271

```

```

272 interfacing_handler interface_IO (.clock_in(clk_100mhz), .reset_in(global_reset),
273 .btぬ(btnu), .sw_in(sw),
274 .encoder_A1(encoder_A1), .encoder_B1(encoder_B1),
275 .encoder_btn1(encoder_btn1),
276 .encoder_A2(encoder_A2), .encoder_B2(encoder_B2),
277 .encoder_btn2(encoder_btn2),
278 .encoder_A3(encoder_A3), .encoder_B3(encoder_B3),
279 .encoder_btn3(encoder_btn3),
280 .encoder_A4(encoder_A4), .encoder_B4(encoder_B4),
281 .encoder_btn4(encoder_btn4),
282 .sample_speed_setting(sample_speed),
283 .voltage_scaling_setting(voltage_scaling),
284 .channel_a_offset(channel_a_offset),
285 .channel_b_offset(channel_b_offset),
286 .led_in(led), .threshold(threshold),
287 .run_mode(run_mode), .edge_toggle(edge_toggle),
288 .ac_coupling_enable(ac_coupling_enable),
289 .attenuation_enable1(attenuation_enable1),
290 .attenuation_enable2(attenuation_enable2),
291 .channel_measure_select(channel_select),
292 .manual_trigger(manual_trigger),.filter_enable(filter_enable));
293
294
295 endmodule //top_level

```

5.1.2 Data Acquisition Stage Code

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Engineer: rolandog
4 //
5 // Revision:
6 // Revision 0.01 - File Created
7 // data_acquisition.sv
8 //
9 // interfaces with internal XADC module
10 //      -simultaneous dual channel sampling mode (both channels at 1MS/sec)
11 //      -can delay incoming samples (by skipping N-1 samples) to obtain a sampling rate of fs/N
12 //
13 // employs a low pass filter to smooth out rough edges
14 //      -fir filter with a Wn of .1
15 //      -works okay for straight rising edges
16 //
17 // contains a trigger monitor for each channel
18 //      -3 sample buffer, checks if middle sample meets threshold and other two samples denote trend
19 //          (rising, falling)
20 //
21 // see interfacing.sv for settings applicable to this module
22 //
23 ///////////////////////////////////////////////////////////////////
24
25
26 module data_acquisition(input wire clock_in,
27     input wire reset_in,
28     input wire [2:0] sample_speed_setting,
29     input wire vauxn3, vauxp3, vauxn11, vauxp11,
30     input wire filter_enable,
31     input wire channel_select,
32     input wire edge_toggle,
33     input wire [11:0] trigger_threshold,
34     output logic [11:0] sampleA_out,
35     output logic [11:0] sampleB_out,
36     output logic sample_readyA_out,
37     output logic sample_readyB_out,
38     output logic triggerA_out,
39     output logic triggerB_out
40 );
41
42 //variables
43 logic [15:0] sample_counter;
44 logic [15:0] sample_count;
45 logic sample_count_reached;
46
47 logic [15:0] adc_data;
48 logic [6:0] adc_address;
49 logic samples_ready;
50 logic data_enable;
51 logic data_ready;

```

```

52      logic [11:0] sampled_adc_data;
53
54
55      logic [11:0] sampleA;
56      logic [11:0] sampleA_temp;
57      logic [11:0] sampleB;
58      logic [11:0] sampleB_temp;
59      logic sample_readyA;
60      logic sample_readyB;
61      logic triggerA;
62      logic triggerB;
63
64      localparam CHANNEL_A = 7'h13;
65      localparam CHANNEL_B = 7'h1B;
66
67      //XADC
68      xadc_wiz input_adc (.dclk_in(clock_in), .daddr_inadc_address), .reset_in(0),
69          .vauxn3(vauxn3), .vauxp3(vauxp3),
70          .vauxn11(vauxn11), .vauxp11(vauxp11),
71          .vp_in(), .vn_in(0),
72          .di_in(16'b0),
73          .eoc_out(samples_ready),
74          .do_outadc_data), .drdy_out(data_ready),
75          .den_in(data_enable), .dwe_in(0));
76
77
78      //sample count LUT
79      always_comb begin
80          case(sample_speed_setting)
81              3'b000: sample_count = 0; //1MSPS
82              3'b001: sample_count = 10; //100kSPS
83              3'b010: sample_count = 100; //10kSPS
84              3'b011: sample_count = 1000; //1kSPS
85              3'b100: sample_count = 10000; //100SPS
86              default: sample_count = 0; //1MSPS
87      endcase
88
89
90      assign sampled_adc_data = adc_data[15:4]; //offset binary
91
92      //sampling
93      assign sample_count_reached = (sample_counter == sample_count);
94
95      //passing on samples state machine
96      //waiting -> channelA -> channelB -> waiting
97
98      //all states
99      enum {WAITING, READ_CHANNEL_A, CHANNEL_A_SAMPLING,
100         READ_CHANNEL_B, CHANNEL_B_SAMPLING, SEND} state, next;
101
102      //output logic
103      always_ff @(posedge clock_in) begin
104          if (reset_in) begin
105              sampleA <= 12'b0;
106              sampleB <= 12'b0;
107              sampleA_temp <= 12'b0;
108              sampleB_temp <= 12'b0;
109              sample_readyA <= 1'b0;
110              sample_readyB <= 1'b0;
111              data_enable <= 1'b0;
112              sample_counter <= 16'b0;
113          end else begin
114              case (next)
115                  WAITING: begin
116                      //wait for samples
117                      sampleA <= 12'b0;
118                      sampleB <= 12'b0;
119                      sample_readyA <= 1'b0;
120                      sample_readyB <= 1'b0;
121                      adc_address <= CHANNEL_A;
122                  end
123                  READ_CHANNEL_A: begin
124                      //ping DRP with channel A data, toggle DEN high for one CLK cycle
125                      data_enable <= (state == WAITING) ? 1'b1 : 1'b0;
126                  end
127                  CHANNEL_A_SAMPLING: begin
128                      //read CHA
129                      sampleA_temp <= sampled_adc_data;
130                  end
131                  READ_CHANNEL_B: begin
132                      //ping DRP with channel B data, toggle DEN high for one CLK cycle

```

```

133         data_enable <= (state == CHANNEL_A_SAMPLING) ? 1'b1 : 1'b0;
134         adc_address <= CHANNEL_B;
135     end
136     CHANNEL_B_SAMPLING: begin
137         //read CHB
138         sampleB_temp <= sampled_adc_data;
139     end
140     SEND: begin
141         //send CHA, CHB
142         sampleA <= sample_count_reached ? sampleA_temp : 0;
143         sampleB <= sample_count_reached ? sampleB_temp : 0;
144         sample_readyA <= sample_count_reached ? 1 : 0;
145         sample_readyB <= sample_count_reached ? 1 : 0;
146         sample_counter <= sample_count_reached ? 0 : sample_counter + 1;
147     end
148     default: begin
149         //huh, well that wasn't supposed to happen -- wait for samples
150         sampleA <= 12'b0;
151         sampleB <= 12'b0;
152         sample_readyA <= 1'b0;
153         sample_readyB <= 1'b0;
154     end
155     endcase
156 end
157
158 //state transition and logic
159 always_comb begin
160     case (state)
161         WAITING: next = (samples_ready) ? READ_CHANNEL_A : WAITING;
162         READ_CHANNEL_A: next = (data_ready) ? CHANNEL_A_SAMPLING : READ_CHANNEL_A;
163         CHANNEL_A_SAMPLING: next = READ_CHANNEL_B;
164         READ_CHANNEL_B: next = (data_ready) ? CHANNEL_B_SAMPLING : READ_CHANNEL_B;
165         CHANNEL_B_SAMPLING: next = SEND;
166         SEND: next = WAITING;
167         default: next = WAITING;
168     endcase
169 end
170
171 always_ff @(posedge clock_in) begin
172     state <= reset_in ? WAITING : next;
173 end
174
175 //channel select logic
176 always_comb begin
177     triggerA_out = (channel_select) ? triggerB : triggerA;
178     triggerB_out = (channel_select) ? triggerB : triggerA;
179 end
180
181 //trigger modules
182 trigger_monitor t1 (.clock_in(clock_in), .reset_in(reset_in),
183                     .threshold(trigger_threshold), .sample(sampleA_out),
184                     .edge_setting(edge_toggle),
185                     .new_sample(sample_readyA_out), .triggered(triggerA)); //channel A
186 trigger_monitor t2 (.clock_in(clock_in), .reset_in(reset_in),
187                     .threshold(trigger_threshold), .sample(sampleB_out),
188                     .edge_setting(edge_toggle),
189                     .new_sample(sample_readyB_out), .triggered(triggerB)); //channel B
190
191 //fir filters -- Wn = .100
192 logic [11:0] sampleA_filtered;
193 logic sample_readyA_filtered;
194 fir_compiler_input fir_filterA (.aclk(clock_in),
195                                 .s_axis_data_tvalid(sample_readyA),
196                                 .s_axis_data_tdata(sampleA),
197                                 .m_axis_data_tdata({4'b0, sampleA_filtered}),
198                                 .m_axis_data_tvalid(sample_readyA_filtered));
199
200 logic [11:0] sampleB_filtered;
201 logic sample_readyB_filtered;
202 fir_compiler_input fir_filterB (.aclk(clock_in),
203                                 .s_axis_data_tvalid(sample_readyB),
204                                 .s_axis_data_tdata(sampleB),
205                                 .m_axis_data_tdata({4'b0, sampleB_filtered}),
206                                 .m_axis_data_tvalid(sample_readyB_filtered));
207
208 //filter logic-- when filter is enabled, pipeline samples through filter
209 always_comb begin
210     sampleA_out = (filter_enable) ? sampleA_filtered << 2 : sampleA;
211     sampleB_out = (filter_enable) ? sampleB_filtered << 2 : sampleB;
212     sample_readyA_out = (filter_enable) ? sample_readyA_filtered : sample_readyA;
213     sample_readyB_out = (filter_enable) ? sample_readyB_filtered : sample_readyB;

```

```

214     end
215
216 endmodule
217
218 //monitors incoming samples, outputs a high on triggered to signal a low-to-high transition
219 // sequentially cycles through 3 samples,
220 // checks if first and third sample denote a rising/falling trend and
221 // whether the second sample hits the threshold value within SLACK
222 module trigger_monitor( input wire clock_in,
223                         input wire reset_in,
224                         input wire [11:0] threshold,
225                         input wire [11:0] sample,
226                         input wire new_sample,
227                         input wire edge_setting,
228                         output logic triggered
229 );
230
231 localparam SLACK = 5;
232 logic [11:0] first_sample;
233 logic [11:0] second_sample;
234 logic [11:0] third_sample;
235
236 logic edge_detect; //rising = 0, falling = 1
237 assign edge_type = edge_setting ? (third_sample > first_sample) : (third_sample < first_sample);
238
239 //trigger if trend is increasing/decreasing, sample near threshold
240 always_ff @(posedge clock_in) begin
241   if (reset_in) begin
242     triggered <= 0;
243     first_sample <= 11'b0;
244     second_sample <= 11'b0;
245     third_sample <= 11'b0;
246   end else begin
247     triggered <= (second_sample <= threshold + SLACK &&
248                   second_sample >= threshold - SLACK) ? edge_type : 0; //increasing
249     first_sample <= (new_sample) ? sample : first_sample;
250     second_sample <= (new_sample) ? first_sample : second_sample;
251     third_sample <= (new_sample) ? second_sample : third_sample;
252   end
253 end
254
255
256
257
258 endmodule //trigger_monitor

```

5.1.3 Waveform Interpretation Code

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Engineer: rolandog
4 //
5 // Revision:
6 // Revision 0.01 - File Created
7 // waveform_interpreter.sv
8 //
9 // measures samples from a channel, stores them into circular BRAM buffer the size of the screen
10 // (1000 x 12 bit samples)
11 // captures N/2 samples, waits for trigger, captures N/2 samples for a total of N samples
12 //
13 // when N samples are reached:
14 // calculates pixel placement on display for each sample and
15 // passes it into a buffer going to the oscilloscope drawer module (1000 x 10 bit placements)
16 // goes over all 1000 samples and infers average, min/max and rms values
17 //
18 ///////////////////////////////////////////////////////////////////
19
20
21 module waveform_interpreter (input wire clock_in,
22                             input wire reset_in,
23                             input wire [11:0] sample,
24                             input wire sample_ready,
25                             input wire trigger,
26                             input wire [3:0] voltage_scaling_setting,
27                             output logic [9:0] addr,
28                             output logic [9:0] addr2,
29                             output logic [11:0] bram_in,
30                             input wire [11:0] bram_out,

```

```

31      input wire [9:0] channel_offset,
32      output logic bram_write,
33      output logic [9:0] hcount,
34      output logic [9:0] vcount_pixel_location,
35      output logic draw_waveform,
36      output logic [11:0] average,
37      output logic [11:0] minimum,
38      output logic [11:0] maximum,
39      output logic [11:0] rms);
40
41 //bram variables
42 logic [9:0] start_address_out; //passes on BRAM start address
43 logic signal_math_handler; //signals to start measuring across N samples
44 //passing on to bram
45 waveform_manager manager (.clock_in(clock_in), .reset_in(reset_in),
46                         .sample(sample), .sample_ready(sample_ready),
47                         .trigger(trigger), .bram_in(bram_in),
48                         .bram_write(bram_write),
49                         .conversion_done(draw_waveform),
50                         .draw_waveform(signal_math_handler),
51                         .addr_out(addr), .start_addr_out(start_address_out));
52
53 waveform_math_handler handler (.clock_in(clock_in), .reset_in(reset_in),
54                                 .begin_conversion(signal_math_handler),
55                                 .start_addr(start_address_out),
56                                 .bram_out(bram_out),
57                                 .voltage_scaling(voltage_scaling_setting),
58                                 .conversion_done(draw_waveform),
59                                 .addr_out(addr2), .channel_offset(channel_offset),
60                                 .average_out(average),
61                                 .maximum_out(maximum), .minimum_out(minimum),
62                                 .rms_out(rms),
63                                 .hcount_out(hcount),
64                                 .vcount_pixel_location_out(vcount_pixel_location));
65
66 endmodule //waveform_interpreter
67
68 //handles the math and interfacing with a bram
69 module waveform_manager(input wire clock_in,
70                         input wire reset_in,
71                         input wire [11:0] sample,
72                         input wire sample_ready,
73                         input wire trigger,
74                         input wire conversion_done,
75                         output logic [11:0] bram_in,
76                         output logic bram_write,
77                         output logic draw_waveform,
78                         output logic [9:0] addr_out,
79                         output logic [9:0] start_addr_out
80 );
81
82 //update these depending on screen size
83 localparam MAX_ADDRESS = 999;
84 localparam HALF_SAMPLE_COUNT = 500;
85 localparam SAMPLE_COUNT = 1000;
86
87 //measurement variables
88 logic [9:0] sample_count;
89 logic [9:0] start_addr;
90
91 //measurement fsm
92 //keep track of N/2 samples, when trigger collect all N and update
93 //all states
94 enum {START, SAMPLING, UPDATE} state, next;
95
96 //events
97 logic done;
98 assign done = (sample_count == SAMPLE_COUNT);
99
100 //output logic
101 always_ff @(posedge clock_in) begin
102     if (reset_in) begin
103         start_addr <= 10'b0;
104         addr_out <= 10'b0;
105         draw_waveform <= 10'b0;
106         start_addr_out <= 10'b0;
107         sample_count <= 10'b0;
108     end else begin
109         case (next)
110             START: begin
111                 //begin
112                 draw_waveform <= 1'b0;

```

```

112         sample_count <= 10'b0;
113     end
114     SAMPLING: begin
115         bram_write <= 1'b1;
116         //update only if new sample
117         if (sample_ready) begin
118             //new sample
119             bram_in <= sample;
120             //sample count handling
121             if (trigger && (sample_count == HALF_SAMPLE_COUNT)) begin
122                 sample_count <= sample_count + 10'b1; //add one
123             end else if ((sample_count == HALF_SAMPLE_COUNT)) begin
124                 //keep same sample count
125                 sample_count <= sample_count ;
126                 //add to start address
127                 start_addr <= (start_addr == MAX_ADDRESS) ? 10'b0 : start_addr + 10'b1;
128             end else begin
129                 sample_count <= sample_count + 10'b1; //add one
130             end
131
132             //update address for next sample
133             addr_out <= (addr_out == MAX_ADDRESS) ? 10'b0 : addr_out + 10'b1;
134         end else begin
135             //do nothing
136         end
137     end
138     UPDATE: begin
139         //pass along signaling that we're done
140         bram_write <= 1'b0;
141         start_addr_out <= start_addr;
142         draw_waveform <= 1'b1;
143     end
144     default: begin
145         //huh, well that wasn't supposed to happen -- wait for samples
146         start_addr <= 10'b0;
147         addr_out <= 10'b0;
148         draw_waveform <= 1'b0;
149     end
150     endcase
151 end
152
153 //state transition and logic
154 always_comb begin
155     case (state)
156         START: next = SAMPLING;
157         SAMPLING: next = (done) ? UPDATE : SAMPLING;
158         UPDATE: next = (conversion_done) ? START : UPDATE;
159         default: next = START;
160     endcase
161 end
162
163 always_ff @(posedge clock_in) begin
164     state <= reset_in ? START : next;
165 end
166 endmodule //waveform_manager
167
168 module waveform_math_handler(input wire clock_in,
169                             input wire reset_in,
170                             input wire begin_conversion,
171                             input wire [9:0] start_addr,
172                             input wire [11:0] bram_out,
173                             input wire [3:0] voltage_scaling,
174                             input wire [9:0] channel_offset,
175                             output logic conversion_done,
176                             output logic [9:0] addr_out,
177                             output logic [11:0] average_out,
178                             output logic [11:0] maximum_out,
179                             output logic [11:0] minimum_out,
180                             output logic [11:0] rms_out,
181                             output logic [9:0] hcount_out,
182                             output logic [9:0] vcount_pixel_location_out);
183
184     //measurement variables
185     logic [9:0] sample_count;
186     assign hcount_out = sample_count;
187     logic [21:0] average; //stores a max value of 900*2^12
188     logic [11:0] maximum;
189     logic [11:0] minimum;
190     logic [33:0] rms; //stores a max value of 900*2^12*2^12
191     logic [24:0] bram_squared; //stores a max value of 2^12*2^12
192 
```

```

193 //update these depending on screen size
194 localparam MAX_ADDRESS = 999;
195 localparam SAMPLE_COUNT = 1000;
196
197
198 //voltage scaling options
199 logic [7:0] scaler;
200
201 always_comb begin
202     case (voltage_scaling)
203         3'b000: scaler = 1; //17mV/div
204         3'b001: scaler = 3; //50mV/div
205         3'b010: scaler = 6; //100mV/div
206         3'b011: scaler = 12; //200mV/div
207         3'b100: scaler = 17; //300mV/div
208         3'b101: scaler = 29; //500mV/div
209         3'b110: scaler = 44; //750mV/div
210         3'b111: scaler = 59; //1V/div
211         default: scaler = 0;
212     endcase
213 end
214
215 ////////////DIVIDER, SQRT MODULES
216 //divider for vcount
217 logic divider_data_valid;
218 logic divider_done;
219 logic [11:0] dividend;
220 logic [11:0] quotient;
221 logic [23:0] divider_data_out;
222 assign quotient = divider_data_out[19:8];
223
224 vcount_divisor div (.aclk(clock_in), .s_axis_divisor_tdata(scaler),
225                     .s_axis_divisor_tvalid(divider_data_valid),
226                     .s_axis_dividend_tdata({4'b0, dividend}),
227                     .s_axis_dividend_tvalid(divider_data_valid),
228                     .m_axis_dout_tdata(divider_data_out), .m_axis_dout_tvalid(divider_done));
229
230 //divider for average, rms
231 logic [9:0] average_divisor;
232 assign average_divisor = SAMPLE_COUNT;
233
234 logic avg_div_data_valid;
235 logic avg_div_done;
236 logic [23:0] avg_div;
237 logic [21:0] avg_div_result;
238 logic [39:0] avg_div_data_out;
239 assign avg_div_result = avg_div_data_out[37:16];
240
241 average_divisor_mean div_avg (.aclk(clock_in), .s_axis_divisor_tdata(average_divisor),
242                               .s_axis_divisor_tvalid(avg_div_data_valid),
243                               .s_axis_dividend_tdata(avg_div),
244                               .s_axis_dividend_tvalid(avg_div_data_valid),
245                               .m_axis_dout_tdata(avg_div_data_out), .m_axis_dout_tvalid(avg_div_done));
246
247
248 logic rms_div_data_valid;
249 logic rms_div_done;
250 logic [33:0] rms_div;
251 logic [33:0] rms_div_result;
252 logic [55:0] rms_div_data_out;
253 assign rms_div_result = rms_div_data_out[49:16];
254
255 rms_divisor_mean div_rms (.aclk(clock_in),
256                            .s_axis_divisor_tdata(average_divisor),
257                            .s_axis_divisor_tvalid(rms_div_data_valid),
258                            .s_axis_dividend_tdata({6'b0, rms_div}),
259                            .s_axis_dividend_tvalid(rms_div_data_valid),
260                            .m_axis_dout_tdata(rms_div_data_out),
261                            .m_axis_dout_tvalid(rms_div_done));
262
263 logic rms_sqrt_done;
264 logic [11:0] rms_sqrt_result;
265 logic [17:0] rms_sqrt_data_out;
266 assign rms_sqrt_result = rms_sqrt_data_out[11:0];
267
268 cordic_sqrt sqrt_rms (.aclk(clock_in),
269                       .s_axis_cartesian_tdata(rms_div_result),
270                       .s_axis_cartesian_tvalid(rms_div_done),
271                       .m_axis_dout_tdata(rms_sqrt_data_out),
272                       .m_axis_dout_tvalid(rms_sqrt_done));
273

```

```

274     logic math_done;
275     assign math_done = (avg_div_done && rms_div_done && rms_sqrt_done);
276
277
278 //measurement fsm
279 //keep track of N/2 samples, when trigger collect all N and update
280 //all states
281 enum {WAITING, TAKE_IN_ADDRESS, MEASURING, DIVIDING, SENDING, UPDATING, MATH, DONE} state, next;
282
283 //output logic
284 always_ff @(posedge clock_in) begin
285     if (reset_in) begin
286         average <= 22'b0;
287         maximum <= 12'b0;
288         minimum <= 12'b1111_1111_1111;
289         rms <= 34'b0;
290         average_out <= 22'b0;
291         maximum_out <= 12'b0;
292         minimum_out <= 12'b0;
293         rms_out <= 11'b0;
294         bram_squared <= 25'b0;
295         addr_out <= start_addr;
296     end else begin
297         case (next)
298             WAITING: begin
299                 //wait for all samples to be taken in
300                 conversion_done <= 1'b0;
301                 average <= 22'b0;
302                 maximum <= 12'b0;
303                 minimum <= 12'b1111_1111_1111;
304                 rms <= 34'b0;
305                 sample_count <= 10'b0;
306             end
307             TAKE_IN_ADDRESS:begin
308                 addr_out <= start_addr;
309             end
310             MEASURING: begin
311                 //new sample
312                 average <= average + bram_out;
313                 maximum <= (bram_out > maximum) ? bram_out : maximum;
314                 minimum <= (bram_out < minimum) ? bram_out : minimum;
315                 bram_squared <= (bram_out * bram_out);
316
317                 //vcount division
318                 dividend <= bram_out;
319             end
320             DIVIDING: begin
321                 //new sample
322                 rms <= bram_squared + rms;
323                 divider_data_valid <= 1'b1;
324             end
325             SENDING: begin
326                 //send vcount location to BRAM
327                 divider_data_valid <= 1'b0;
328                 //check if pixel is out of bounds
329                 if (quotient >= 8 + channel_offset) begin
330                     //out of bounds
331                     vcount_pixel_location_out <= 0;
332                 end else begin
333                     vcount_pixel_location_out <= channel_offset - quotient;
334                 end
335             end
336             end
337             UPDATING: begin
338                 //update address for next sample
339                 addr_out <= (addr_out == MAX_ADDRESS) ? 10'b0 : addr_out + 10'b1;
340                 sample_count <= sample_count + 10'b1;
341             end
342             MATH: begin
343                 avg_div <= average;
344                 avg_div_data_valid <= 1'b1;
345                 rms_div <= rms;
346                 rms_div_data_valid <= 1'b1;
347                 //update addresses if not triggered
348             end
349             DONE: begin
350                 conversion_done <= 1'b1;
351                 average_out <= avg_div_result;
352                 maximum_out <= maximum;
353                 minimum_out <= minimum;
354                 rms_out <= rms_sqrt_result;

```

```

355
356          //turn off math modules
357          avg_div_data_valid <= 1'b0;
358          rms_div_data_valid <= 1'b0;
359      end
360  default: begin
361      //uh, well that wasn't supposed to happen -- wait for samples
362      average <= 22'b0;
363      maximum <= 12'b0;
364      minimum <= 12'b0;
365      rms <= 12'b0;
366      addr_out <= start_addr;
367  end
368 endcase
369 end
370
371
372 //state transition and logic
373 always_comb begin
374     case (state)
375     WAITING: next = (begin_conversion) ? TAKE_IN_ADDRESS : WAITING;
376     TAKE_IN_ADDRESS: next = MEASURING;
377     MEASURING: next = DIVIDING;
378     DIVIDING: next = (divider_done) ? SENDING : DIVIDING;
379     SENDING: next = UPDATING;
380     UPDATING: next = (sample_count == SAMPLE_COUNT) ? MATH : MEASURING;
381     MATH: next = (math_done) ? DONE : MATH;
382     DONE: next = WAITING;
383     default: next = WAITING;
384 endcase
385 end
386
387 always_ff @(posedge clock_in) begin
388     state <= reset_in ? WAITING : next;
389 end
390
391 endmodule //waveform_math_handler

```

5.1.4 Waveform Drawing Code

```

39         output logic[3:0] vga_r,
40         output logic[3:0] vga_b,
41         output logic[3:0] vga_g,
42         output logic vga_hs,
43         output logic vga_vs,
44         output logic [9:0] hcount_mem,
45         output logic drawing_finish
46     );
47
48 //variables
49 logic [10:0] hcount;      // pixel on current line
50 logic [9:0] vcount;       // line number
51 logic hsync, vsync, blank; //control signals for vga
52 logic [11:0] pixel;
53 logic [11:0] rgb;
54
55 //signal when no longer reading from oscilloscope bram
56 always_ff @(posedge clock_in) begin
57     drawing_finish <= (vcount == 710) ? 1'b1 : 1'b0;
58 end
59
60 //xvga video signals module
61 xvga xvga_manager (.vclock_in(clock_in), .hcount_out(hcount), .vcount_out(vcount),
62                     .vsync_out(vsync), .hsync_out(hsync), .blank_out(blank));
63
64
65 logic [11:0] gui_pixel;
66 oscilloscope_gui_gen o_gui(.vclock_in(clock_in),
67                           .hcount(hcount), .vcount(vcount),
68                           .vcount_pixel_locationA(vcount_pixel_locationA),
69                           .vcount_pixel_locationB(vcount_pixel_locationB),
70                           .hcount_mem(hcount_mem),
71                           .text_bram_address_read(text_bram_address_read),
72                           .text_bram_pixel_read(text_bram_pixel_read),
73                           .channel_offset_A(channel_offset_A),
74                           .channel_offset_B(channel_offset_B),
75                           .pixel_out(gui_pixel), .threshold(threshold));
76
77 //buffer, mux for screen
78 logic b, hs, vs;
79 always_ff @(posedge clock_in) begin
80     // default: gui
81     hs <= hsync;
82     vs <= vsync;
83     b <= blank;
84     rgb <= gui_pixel;
85 end
86
87 // the following lines are required for the Nexys4 VGA circuit - do not change
88 assign vga_r = ~b ? rgb[11:8]: 0;
89 assign vga_g = ~b ? rgb[7:4] : 0;
90 assign vga_b = ~b ? rgb[3:0] : 0;
91
92 assign vga_hs = ~hs;
93 assign vga_vs = ~vs;
94
95
96 endmodule //waveform_drawer
97
98 //draw a 1000 by 700 grid
99 module oscilloscope_gui_gen(input wire vclock_in,
100                             input wire [10:0] hcount,      // pixel number on current line
101                             input wire [9:0] vcount,       // line number
102                             input wire [9:0] vcount_pixel_locationA,
103                             input wire [9:0] vcount_pixel_locationB,
104                             input wire text_bram_pixel_read,
105                             input wire [11:0] threshold,
106                             input wire [9:0] channel_offset_A,
107                             input wire [9:0] channel_offset_B,
108                             output logic [15:0] text_bram_address_read,
109                             output logic [9:0] hcount_mem,
110                             output logic [11:0] pixel_out
111 );
112
113 //color pixels
114 localparam WHITE = 12'b1111_1111_1111;
115 localparam GRAY = 12'b1000_1000_1000;
116 localparam YELLOW = 12'b1111_1111_0000;
117 localparam GREEN = 12'b0000_1111_0000;
118 localparam RED = 12'b1111_0000_0000;
119

```

```

120 //grid
121 logic [11:0] grid_pixel;
122 logic [11:0] text_pixel;
123 localparam HORIZONTAL_STEP = 100;
124 localparam HORIZONTAL_OFFSET = 10;
125 localparam VERTICAL_STEP = 70;
126 localparam VERTICAL_OFFSET = 8;
127
128 assign grid_pixel = ((hcount == 0*HORIZONTAL_STEP + HORIZONTAL_OFFSET ||
129 hcount == 1*HORIZONTAL_STEP + HORIZONTAL_OFFSET ||
130 hcount == 2*HORIZONTAL_STEP + HORIZONTAL_OFFSET ||
131 hcount == 3*HORIZONTAL_STEP + HORIZONTAL_OFFSET ||
132 hcount == 4*HORIZONTAL_STEP + HORIZONTAL_OFFSET ||
133 hcount == 5*HORIZONTAL_STEP + HORIZONTAL_OFFSET ||
134 hcount == 6*HORIZONTAL_STEP + HORIZONTAL_OFFSET ||
135 hcount == 7*HORIZONTAL_STEP + HORIZONTAL_OFFSET ||
136 hcount == 8*HORIZONTAL_STEP + HORIZONTAL_OFFSET ||
137 hcount == 9*HORIZONTAL_STEP + HORIZONTAL_OFFSET ||
138 hcount == 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET ||
139 vcount == 0*VERTICAL_STEP + VERTICAL_OFFSET ||
140 vcount == 1*VERTICAL_STEP + VERTICAL_OFFSET ||
141 vcount == 2*VERTICAL_STEP + VERTICAL_OFFSET ||
142 vcount == 3*VERTICAL_STEP + VERTICAL_OFFSET ||
143 vcount == 4*VERTICAL_STEP + VERTICAL_OFFSET ||
144 vcount == 5*VERTICAL_STEP + VERTICAL_OFFSET ||
145 vcount == 6*VERTICAL_STEP + VERTICAL_OFFSET ||
146 vcount == 7*VERTICAL_STEP + VERTICAL_OFFSET ||
147 vcount == 8*VERTICAL_STEP + VERTICAL_OFFSET ||
148 vcount == 9*VERTICAL_STEP + VERTICAL_OFFSET ||
149 vcount == 10*VERTICAL_STEP + VERTICAL_OFFSET) &&
150 !(hcount < 0*HORIZONTAL_STEP + HORIZONTAL_OFFSET) &&
151 !(hcount > 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET) &&
152 !(vcount < 0*VERTICAL_STEP + VERTICAL_OFFSET) &&
153 !(vcount > 10*VERTICAL_STEP + VERTICAL_OFFSET)) ? GRAY : 0;
154
155 logic [11:0] channel_gnd_pixelA;
156 logic [11:0] channel_gnd_pixelB;
157
158 //draws A gnd arrow
159 assign channel_gnd_pixelA = (((hcount > 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 1 &&
160 hcount < 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 5) &&
161 (vcount == channel_offset_A)) ||
162 ((hcount > 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 1 &&
163 hcount < 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 4) &&
164 (vcount == channel_offset_A + 1 || vcount == channel_offset_A - 1)) ||
165 ((hcount > 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 1 &&
166 hcount < 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 3) &&
167 (vcount == channel_offset_A + 2 || vcount == channel_offset_A - 2)) ||
168 ((hcount > 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 1 &&
169 hcount < 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 2) &&
170 (vcount == channel_offset_A + 3 || vcount == channel_offset_A - 3))) ?
171 YELLOW : 0;
172
173 //draws B gnd arrow
174 assign channel_gnd_pixelB = (((hcount > 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 1 &&
175 hcount < 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 5) &&
176 (vcount == channel_offset_B)) ||
177 ((hcount > 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 1 &&
178 hcount < 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 4) &&
179 (vcount == channel_offset_B + 1 || vcount == channel_offset_B - 1)) ||
180 ((hcount > 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 1 &&
181 hcount < 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 3) &&
182 (vcount == channel_offset_B + 2 || vcount == channel_offset_B - 2)) ||
183 ((hcount > 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 2) &&
184 (vcount == channel_offset_B + 3 || vcount == channel_offset_B - 3))) ?
185 GREEN : 0;
186
187 //oscilloscope channel
188 logic [9:0] hcount_mem_count;
189
190 always_ff @(posedge vclock_in) begin
191   if (hcount == 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET + 1) begin
192     hcount_mem_count <= 0;
193   end else begin
194     hcount_mem <= hcount_mem_count;
195     hcount_mem_count <= (hcount >= 5 &&
196                           hcount <= 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET) ?
197                           hcount_mem_count + 1 : 0;
198   end
199 end

```

```

201     logic [11:0] channelA_pixel;
202     logic [11:0] channelB_pixel;
203     logic [9:0] vcountA;
204     logic [9:0] vcountB;
205
206     always_ff @(posedge vclock_in) begin
207         vcountA <= vcount_pixel_locationA;
208         vcountB <= vcount_pixel_locationB;
209     end
210
211     assign channelA_pixel = (vcountA == vcount && hcount > HORIZONTAL_OFFSET &&
212                             hcount < 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET) ? YELLOW : 0;
213     assign channelB_pixel = (vcountB == vcount && hcount > HORIZONTAL_OFFSET &&
214                             hcount < 10*HORIZONTAL_STEP + HORIZONTAL_OFFSET) ? GREEN : 0;
215
216     //text on screen
217
218
219
220     localparam TEXT_OFFSET = 710;
221     logic [16:0] next_text_bram_address;
222     logic [10:0] next_hcount;
223     assign next_hcount = (hcount == 1023) ? 11'b0 : hcount + 1;
224     logic [9:0] next_vcount;
225     assign next_vcount = (hcount == 1023) ? vcount + 1 : vcount;
226
227
228     //address , pixel
229     always_ff @(posedge vclock_in) begin
230         if (vcount >= TEXT_OFFSET && hcount <= 1024) begin
231             text_pixel <= (text_bram_pixel_read) ? WHITE : 0;
232             text_bram_address_read <= ((next_vcount - TEXT_OFFSET) * 1024) + next_hcount;
233         end else begin
234             text_pixel <= 0;
235             text_bram_address_read <= ((next_vcount - TEXT_OFFSET) * 1024) ;
236         end
237     end
238     assign pixel_out = (channelA_pixel || channelB_pixel) ? ( channelA_pixel | channelB_pixel) :
239                         text_pixel | grid_pixel | channel_gnd_pixelA | channel_gnd_pixelB; //draw
240
241 endmodule //oscilloscope_gui_gen
242
243 //////////////////////////////////////////////////////////////////
244 // Update: 8/8/2019 GH
245 // Create Date: 10/02/2015 02:05:19 AM
246 // Module Name: xvga
247 //
248 // xvga: Generate VGA display signals (1024 x 768 @ 60Hz)
249 //
250 //          ----- HORIZONTAL -----      ----- VERTICAL -----
251 //          Active           Active
252 //          Freq   Video   FP   Sync   BP   Video   FP   Sync   BP
253 // 640x480, 60Hz  25.175    640    16   96    48   480    11   2    31
254 // 800x600, 60Hz  40.000    800    40   128   88   600    1    4    23
255 // 1024x768, 60Hz 65.000   1024    24   136   160   768    3    6    29
256 // 1280x1024, 60Hz 108.00   1280    48   112   248   768    1    3    38
257 // 1280x720p 60Hz  75.25   1280    72   80    216   720    3    5    30
258 // 1920x1080 60Hz 148.5   1920    88   44    148   1080   4    5    36
259 //
260 // change the clock frequency, front porches, sync's, and back porches to create
261 // other screen resolutions
262 //////////////////////////////////////////////////////////////////
263
264 module xvga(input wire vclock_in,
265               output logic [10:0] hcount_out,      // pixel number on current line
266               output logic [9:0] vcount_out,       // line number
267               output logic vsync_out, hsync_out,
268               output logic blank_out);
269
270     parameter DISPLAY_WIDTH = 1024;        // display width
271     parameter DISPLAY_HEIGHT = 768;        // number of lines
272
273     parameter H_FP = 24;                  // horizontal front porch
274     parameter H_SYNC_PULSE = 136;        // horizontal sync
275     parameter H_BP = 160;                // horizontal back porch
276
277     parameter V_FP = 3;                  // vertical front porch
278     parameter V_SYNC_PULSE = 6;          // vertical sync
279     parameter V_BP = 29;                // vertical back porch
280
281     // horizontal: 1344 pixels total

```

```

282 // display 1024 pixels per line
283 logic hblank,vblank;
284 logic hsynccon,hsyncoff,hreset,hblankon;
285 assign hblankon = (hcount_out == (DISPLAY_WIDTH -1));
286 assign hsynccon = (hcount_out == (DISPLAY_WIDTH + H_FP - 1)); //1047
287 assign hsyncoff = (hcount_out == (DISPLAY_WIDTH + H_FP + H_SYNC_PULSE - 1)); // 1183
288 assign hreset = (hcount_out == (DISPLAY_WIDTH + H_FP + H_SYNC_PULSE + H_BP - 1)); //1343
289
290 // vertical: 806 lines total
291 // display 768 lines
292 logic vsynccon,vsyncoff,vreset,vblankon;
293 assign vblankon = hreset & (vcount_out == (DISPLAY_HEIGHT - 1)); // 767
294 assign vsynccon = hreset & (vcount_out == (DISPLAY_HEIGHT + V_FP - 1)); // 771
295 assign vsyncoff = hreset & (vcount_out == (DISPLAY_HEIGHT + V_FP + V_SYNC_PULSE - 1)); // 777
296 assign vreset = hreset & (vcount_out == (DISPLAY_HEIGHT + V_FP + V_SYNC_PULSE + V_BP - 1)); // 805
297
298 // sync and blanking
299 logic next_hblank,next_vblank;
300 assign next_hblank = hreset ? 0 : hblankon ? 1 : hblank;
301 assign next_vblank = vreset ? 0 : vblankon ? 1 : vblank;
302 always_ff @(posedge vclock_in) begin
303     hcount_out <= hreset ? 0 : hcount_out + 1;
304     hblank <= next_hblank;
305     hsync_out <= hsynccon ? 0 : hsyncoff ? 1 : hsync_out; // active low
306
307     vcount_out <= hreset ? (vreset ? 0 : vcount_out + 1) : vcount_out;
308     vblank <= next_vblank;
309     vsync_out <= vsynccon ? 0 : vsyncoff ? 1 : vsync_out; // active low
310
311     blank_out <= next_vblank | (next_hblank & ~hreset);
312 end
313 endmodule
314
315 `default_nettype wire //xvga

```

5.1.5 Interfacing IO Code

```

1 `timescale 1ns / 1ps
2 `timescale 1ns / 1ps
3 /////////////////////////////////
4 // Engineer: rolandog
5 //
6 // Revision:
7 // Revision 0.01 - File Created
8 // interfacing.sv
9 //
10 // handles all I/O tied to the FPGA, decoding buttons and handling rotary encoders
11 // additionally controls logic interfacing to external pmod afe
12 //
13 // settings:
14 // - sample_speed_setting: determines timescale, incremented/decremented by knob
15 //   0: 100uS/div (lowest possible)
16 //   1: 1mS/div
17 //   2: 10mS/div
18 //   3: 100mS/div
19 //   4: 1S/div (highest realized setting)
20 // - voltage_scaling_setting : determines voltage scaling, incremented/decremented by knob
21 //   0: 17mV/div
22 //   1: 50mV/div
23 //   2: 100mV/div
24 //   3: 200mV/div
25 //   4: 300mV/div
26 //   5: 500mV/div
27 //   6: 750mV/div
28 //   7: 1.00V/div
29 // - channel_X_offset : determines channel X vertical offset
30 // - threshold : sets trigger threshold for current active channel
31 // - manual_trigger / run_mode : select whether to disable triggering (auto)
32 // - filter_enable : enables FIR (100kHz BW) filtering for both channels
33 // - channel_measure_select : selects which channel outputs to display on screen,
34 //                           also selects which channel is triggered on
35 //   0: A
36 //   1: B
37 // - ac_coupling_enable : enables external pmod afe ac coupling routing
38 // - attenuation_enable1/2 : enables external pmod afe 1:50 attenuation for channels A/B
39 // - edge_toggle : determines which type of edge to trigger on
40 //   0: rising
41 //   1: falling

```

```

42 //////////////////////////////////////////////////////////////////
43 //////////////////////////////////////////////////////////////////
44
45
46 module interfacing_handler(input wire clock_in,
47     input wire reset_in,
48     input wire btnu,
49     input wire[15:0] sw_in,
50     output logic [15:0] led_in,
51     input wire encoder_A1, encoder_B1, encoder_btn1,
52     input wire encoder_A2, encoder_B2, encoder_btn2,
53     input wire encoder_A3, encoder_B3, encoder_btn3,
54     input wire encoder_A4, encoder_B4, encoder_btn4,
55     output logic [2:0] sample_speed_setting,
56     output logic [3:0] voltage_scaling_setting,
57     output logic [9:0] channel_a_offset,
58     output logic [9:0] channel_b_offset,
59     output logic [11:0] threshold,
60     output logic manual_trigger,
61     output logic filter_enable,
62     output logic channel_measure_select,
63     output logic run_mode,
64     output logic ac_coupling_enable,
65     output logic attenuation_enable1,
66     output logic attenuation_enable2,
67     output logic edge_toggle
68 );
69
70 //variables
71 logic encoder_button1;
72 logic encoder_button2;
73 logic encoder_button3;
74 logic encoder_button4;
75
76 logic enca1;
77 logic encb1;
78 logic enca2;
79 logic encb2;
80 logic enca3;
81 logic encb3;
82 logic enca4;
83 logic encb4;
84
85 logic channel_offset_select;
86
87 //parameters
88 parameter ONE_HZ_PERIOD = 25_000_000;
89 parameter DEBOUNCE_COUNT = 1000000;
90 parameter DECODER_DEBOUNCE_COUNT = 10000;
91
92 parameter CHANNEL_OFFSET = 8 + 70*4; // or 8 + 70*7
93 //debounced incoming signals
94 debounce #(.DEBOUNCE_COUNT(DEBOUNCE_COUNT)) db1 (.reset_in(reset_in),
95     .clock_in(clock_in), .noisy_in(btnu), .clean_out(manual_trigger)); //manual trigger
96
97 debounce #(.DEBOUNCE_COUNT(DEBOUNCE_COUNT)) db_encoder1_btn (.reset_in(reset_in),
98     .clock_in(clock_in), .noisy_in(~encoder_btn1), .clean_out(encoder_button1)); //encoder btn 1
99 debounce #(.DEBOUNCE_COUNT(DECODER_DEBOUNCE_COUNT)) db_encoder1_a (.reset_in(reset_in),
100    .clock_in(clock_in), .noisy_in(encoder_A1), .clean_out(enca1)); //encoder A 1
101 debounce #(.DEBOUNCE_COUNT(DECODER_DEBOUNCE_COUNT)) db_encoder1_b (.reset_in(reset_in),
102    .clock_in(clock_in), .noisy_in(encoder_B1), .clean_out(encb1)); //encoder B 1
103
104
105 debounce #(.DEBOUNCE_COUNT(DEBOUNCE_COUNT)) db_encoder2_btn (.reset_in(reset_in),
106     .clock_in(clock_in), .noisy_in(~encoder_btn2), .clean_out(encoder_button2)); //encoder btn 2
107 debounce #(.DEBOUNCE_COUNT(DECODER_DEBOUNCE_COUNT)) db_encoder2_a (.reset_in(reset_in),
108    .clock_in(clock_in), .noisy_in(encoder_A2), .clean_out(enca2)); //encoder A 2
109 debounce #(.DEBOUNCE_COUNT(DECODER_DEBOUNCE_COUNT)) db_encoder2_b (.reset_in(reset_in),
110    .clock_in(clock_in), .noisy_in(encoder_B2), .clean_out(encb2)); //encoder B 2
111
112 debounce #(.DEBOUNCE_COUNT(DEBOUNCE_COUNT)) db_encoder3 (.reset_in(reset_in),
113     .clock_in(clock_in), .noisy_in(~encoder_btn3), .clean_out(encoder_button3)); //encoder btn 3
114 debounce #(.DEBOUNCE_COUNT(DECODER_DEBOUNCE_COUNT)) db_encoder3_a (.reset_in(reset_in),
115    .clock_in(clock_in), .noisy_in(encoder_A3), .clean_out(enca3)); //encoder A 3
116 debounce #(.DEBOUNCE_COUNT(DECODER_DEBOUNCE_COUNT)) db_encoder3_b (.reset_in(reset_in),
117    .clock_in(clock_in), .noisy_in(encoder_B3), .clean_out(encb3)); //encoder B 3
118
119 debounce #(.DEBOUNCE_COUNT(DEBOUNCE_COUNT)) db_encoder4 (.reset_in(reset_in),
120     .clock_in(clock_in), .noisy_in(~encoder_btn4), .clean_out(encoder_button4)); //encoder btn 4
121 debounce #(.DEBOUNCE_COUNT(DECODER_DEBOUNCE_COUNT)) db_encoder4_a (.reset_in(reset_in),
122    .clock_in(clock_in), .noisy_in(encoder_A4), .clean_out(enca4)); //encoder A 4

```

```

123      .clock_in(clock_in), .noisy_in(encoder_A4), .clean_out(enca4)); //encoder A 4
124      debounce #(.DEBOUNCE_COUNT(DECODER_DEBOUNCE_COUNT)) db_encoder4_b (.reset_in(reset_in),
125      .clock_in(clock_in), .noisy_in(encoder_B4), .clean_out(encb4)); //encoder B 4
126
127      assign attenuation_enable1 = sw_in[14];
128      assign attenuation_enable2 = sw_in[14];
129      assign ac_coupling_enable = sw_in[13];
130      assign channel_offset_select = sw_in[12];
131      assign led_in[0] = encoder_button1;
132      assign led_in[1] = encoder_button2;
133      assign filter_enable = sw_in[0];
134      assign channel_measure_select = sw_in[1];
135      assign run_mode = sw_in[15];
136      assign edge_toggle = sw_in[3];
137
138
139 //ENCODERS
140 logic reduce_offset;
141 logic add_offset;
142 logic add_threshold;
143 logic reduce_threshold;
144 logic add_time;
145 logic sub_time;
146
147 encoder_handler encoder1 (.clk(clock_in), .A(enca1), .B(encb1), .RST(encoder_button1),
148                           .EncOut(voltage_scaling_setting));
149 logic [4:0] encoder_tally2;
150 encoder_handler encoder2 (.clk(clock_in), .A(enca2), .B(encb2), .RST(encoder_button2),
151                           .ADD(add_offset), .SUB(reduce_offset));
152
153 logic [4:0] encoder_tally3;
154 encoder_handler encoder3 (.clk(clock_in), .A(enca3), .B(encb3), .RST(encoder_button3),
155                           .ADD(add_threshold), .SUB(reduce_threshold));
156 logic [4:0] encoder_tally4;
157 encoder_handler encoder4 (.clk(clock_in), .A(enca4), .B(encb4), .RST(encoder_button4),
158                           .ADD(add_time), .SUB(sub_time));
159
160 //CHANNEL OFFSETS
161 parameter CHANNEL_A_OFFSET = 8 + 70*4;
162 parameter CHANNEL_B_OFFSET = 8 + 70*7;
163
164 always_ff @(posedge clock_in) begin
165     if (reset_in) begin
166         channel_a_offset <= CHANNEL_A_OFFSET;
167         channel_b_offset <= CHANNEL_B_OFFSET;
168     end else begin
169         if (add_offset) begin
170             if (channel_offset_select) begin
171                 channel_b_offset <= (channel_b_offset == 708) ?
172                               channel_b_offset : channel_b_offset + 10;
173             end else begin
174                 channel_a_offset <= (channel_a_offset == 708) ?
175                               channel_a_offset + 10;
176             end
177         end else if (reduce_offset) begin
178             if (channel_offset_select) begin
179                 channel_b_offset <= (channel_b_offset == 8) ? channel_b_offset : channel_b_offset - 10;
180             end else begin
181                 channel_a_offset <= (channel_a_offset == 8) ? channel_a_offset : channel_a_offset - 10;
182             end
183         end
184     end
185 end
186
187
188 //TRIGGER THRESHOLDING
189 parameter CHANNEL_THRESHOLD = 2048;
190
191 always_ff @(posedge clock_in) begin
192     if (reset_in) begin
193         threshold <= CHANNEL_THRESHOLD;
194     end else begin
195         if (reduce_threshold) begin
196             threshold <= (threshold == 4095) ? threshold : threshold + 16;
197         end else if (add_threshold) begin
198             threshold <= (threshold == 0) ? threshold : threshold - 16;
199         end else begin
200             threshold <= encoder_button3 ? CHANNEL_THRESHOLD : threshold;
201         end
202     end
203 end

```

```

204 //TIMESCALE SELECT
205 always_ff @(posedge clock_in) begin
206     if (reset_in) begin
207         sample_speed_setting <= 3'b0;
208     end else begin
209         if (sub_time) begin
210             sample_speed_setting <= (sample_speed_setting == 3'b100) ?
211                             sample_speed_setting : sample_speed_setting + 1;
212         end else if (add_time) begin
213             sample_speed_setting <= (sample_speed_setting == 3'b000) ?
214                             sample_speed_setting : sample_speed_setting - 1;
215         end else begin
216             sample_speed_setting <= encoder_button4 ? 0 : sample_speed_setting;
217         end
218     end
219 end
220 endmodule //interfacing
221
222
223
224 //////////////////////////////////////////////////////////////////
225 //
226 // Pushbutton Debounce Module (video version - 24 bits)
227 //
228 //////////////////////////////////////////////////////////////////
229
230
231 `default_nettype none
232
233 module debounce (input wire reset_in, clock_in, noisy_in,
234                   output logic clean_out);
235     parameter DEBOUNCE_COUNT = 1000000;
236     logic [19:0] count;
237     logic new_input;
238
239     always_ff @(posedge clock_in)
240         if (reset_in) begin
241             new_input <= noisy_in;
242             clean_out <= noisy_in;
243             count <= 0; end
244         else if (noisy_in != new_input) begin new_input<=noisy_in; count <= 0; end
245         else if (count == DEBOUNCE_COUNT) clean_out <= new_input;
246         else count <= count+1;
247
248
249 endmodule
250
251 `default_nettype wire //debounce

```

5.2 Waveform Demonstrations

See waveforms for demonstration of triggering, time/voltage scaling change, and measurement capabilities. All photos were taken while the DSO was triggering.

5.2.1 10kHz 500mVpp Waveforms




Figure 11: Scoping on a 10kHz 500mVpp sine wave




Figure 12: Scoping on a 10kHz 500mVpp square wave (need to tweak probe capacitance on CHB)




Figure 13: Scoping on a 10kHz 500mVpp ramp wave

5.2.2 1kHz 500mVpp Waveforms - Rising vs Falling Edge




Figure 14: Scoping on a 1kHz 500mVpp wave, trigger on rising edge




Figure 15: Scoping on a 1kHz 500mVpp wave, trigger on falling edge




Figure 16: Scoping on a same wave as before, zoomed out 10x in timescale

5.3 External Pmod Analog Front End Design Documentation




Figure 17: Pmod AFE board analog signal pipeline schematic




Figure 18: Pmod AFE board connectors and power schematic







Figure 19: Pmod AFE PCBA 3D Render




(a) Pmod AFE PCB top layer



(b) Pmod AFE PCB midtop layer



(c) Pmod AFE PCB midbottom layer



(d) Pmod AFE PCB bottom layer

Figure 20: Pmod AFE board copper layers layout