Rave in a Box

Sammy Cherna, Josh Gruenstein & Matt Reeve

6.111 Project Report, Fall 2018

Abstract

This report describes the conception, design, and implementation of Rave in a Box, an FPGA-based audio-responsive laser projection system. The box takes in live music and performs Fourier-based signal processing methods to identify peaks of structural novelty. It then uses a laser and set of galvanometers to project animated vector graphics onto a nearby surface in time with transitions in the music, such as key changes, transitions from verse to chorus, and introduction of new instrumentals.



Contents

1	Overview	3
2	Project Logistics	3
3	Signal Processing	4

	3.1	Algorithmic Approach	5	
	3.2	Modified Algorithm for Hardware	8	
	3.3	$\label{eq:Module-level Implementation} \mbox{Module-level Implementation} $	9	
4	Graphics			
	4.1	Path Generation	12	
	4.2	Hardware Implementation	14	
5	Hardware			
6	Lessons Learned			
A	A Project Verilog			
В	Pro	ject Python	51	

1 Overview

FPGAs are uniquely powerful tools for live signal processing and real-time control. Their tight timing capacity and reconfigurability allow these categories of computation and IO to occur with a far lower power budget than microcontrollers or other embedded systems.

For our 6.111 final project, we sought to capitalize on these two unique capabilities by having an FPGA generate a live laser light show in response to a musical soundtrack. At the highest level, our design can be summarized via the following block diagram:




Figure 1: A macro view of the Rave in a Box.

Our box takes in audio via the Nexys4 DDR's ADC, performs signal processing and graphics generation, and outputs analog galvonometer control signals and delayed audio through a set of DACs. The galvanometers have mirrors glued onto their axles which reflect a laser beam according to their angles. We then exploit persistence of vision to project shapes by cycling through a path at high speeds.

The work necessary to achieve this can be broken down across signal processing, graphics generation, and IO, in that order of complexity. We will discuss the algorithms we utilized and developed for each of these domains, and specific details as to their implementation in hardware for the FPGA.

We began this project with only an abstract conception of our goals, and only through iterative research and development arrived at a final working device. We hope to communicate that process of discovery propelled by a love of music and bright shiny lights in this report.

2 Project Logistics

We divided up the responsibility for the project as follows: Sammy Cherna was responsible for the signal processing subsystem. Josh Gruenstein was responsible for the graphics subsystem. Matt Reeve was responsible for all of the hardware and the hardware control subsystem. Despite these delineations, all

three of us collaborated heavily on all parts. The three of us live together, so collaborating together was natural.

Our original goals for the project were as follows. For our minimum project goals, we wanted to compute the spectrogram of incoming audio, and based on a feature of that spectrogram, display a certain static image (a frame) with the laser galvonometers (controlled via DAC over SPI). Each frame would consist of instructions representing line segments to interpolate between. For our standard project goals, we wanted to compute the spectrogram and chromagram of incoming audio, and based on a feature of that chromagram (for example, the most prominent pitch class), display a certain animation of images (a scene composed of frames) with the laser galvanometers. We had originally had many stretch goals, which can roughly be broken down as follows: more advanced graphics generation (such as interpolating along Bezier curves instead of lines), more advanced signal processing (using Hanning window for better FFT, further processing on the chromagram to get more meaningful graphics selection), implementing tempo analysis and incorporating tempo into graphics, and more advanced hardware (potentially using 3 different colored lasers and combining them with optics).

While we did not have time to tackle tempo analysis or multiple colored lasers, we accomplished all of our other stretch goals, aside from all of our standard project goals, including one stretch goal that we did not even imagine: song segmentation / structure analysis. We realized that merely selecting graphics based on the most prominent pitch class in the chromagram would only yield pleasing results on very simple synthetic examples, and would not work well on actual songs. Consequently, we decided to tackle the huge endeavor of song segmentation by creating our own real-time adaptation of a song segmentation algorithm, the first of its kind.

Aside from the song segmentation, we implemented our stretch goals of using a Hanning window for better FFT results, interpolating along Bezier curves for advanced graphics (as well as implementing a system to convert raster images to vector graphics for the laser galvos), and creating a sturdy yet stylish custom box for our system.

3 Signal Processing

Music Information Retrieval, or MIR, is the exciting interdisciplinary study of extracting useful features from musical data. Part of our motivation to pursue a project in MIR stems from one of our members (Sammy Cherna) taking 21M.387, Fundamentals of Music Processing. Many of the processes used in our box were adapted from material taught in that class.

In constructing an MIR system for our box, a major challenge we encountered was adapting algorithms traditionally implemented in software and run

on stored audio samples to a live system implemented in hardware. Thus, in this section we will discuss our signal processing in three steps: the fundamental algorithms we used, the modifications and compromises we made to fit our application, and our module-level implementation in hardware.

3.1 Algorithmic Approach

In the beginning, there were raw audio signals.

Our box takes incoming music as analog signals delivered via an aux cable, then transcribed into digital data and delivered to the FPGA via the Nexys4 ADC. However, there is limited advanced processing that can be done on raw audio data alone. Instead, nearly all approaches first run audio through a Fast Fourier Transform to produce a spectrogram.

This requirement stems from the fact that the fundamental building block of audio signals are waves of different frequencies and amplitudes. In order to determine useful information about a given signal, we must determine its composition across different frequencies. This representation is called a spectrogram, which can be computed by running an FFT across a sequence of audio signals.




Figure 2: Spectogram from Wikipedia of a violin recording. On the horizontal axis is time, and on the vertical axis is increasing frequencies. Additional bands of intensity are from harmonics.

The spectrogram tells us how much fundamental waves of different frequencies contribute to the signal at a given time. For example, if you were to play a middle C on a piano and generate a spectrogram from the recorded audio, you would expect to see high intensity at $\sim\!262\mathrm{hz}$, in addition to slightly lower intensity at overtones 524hz and 768hz, overtones and harmonics one and two octaves away from middle C. Thus the spectrogram is far more informative than raw audio, which is difficult to interpret without additional processing.

In addition to the spectrogram, we can also compute the chromagram of

audio by summing all of the harmonic frequencies of each of the 12 Western pitch classes: C, C \sharp , D, D \sharp , E, F, F \sharp , G, G \sharp , A, A \sharp , and B. This allows us more easily to determine the note composition of audio (the piano example from above would clearly be far easier to classify).




Figure 3: Chromagram from Wikipedia of a C major scale played on a piano.

Our original plan was to continuously compute the chromagram on incoming audio, and use the highest intensity pitch class to select a graphic to project. However, experimentation is software demonstrated that this approach on most music would not yield scene transition timing that would make sense to a listener. Chromagrams of popular music are often very noisy and fast-changing due to the presence of many instruments and tracks.




Figure 4: Chromagram of "The Bends" by Radiohead computed by our team.

While an approach like this would certainly be of sufficient technical complexity, and work well for some recordings, research told us that raves rarely play pure sin tones or classical piano pieces. Thus, this methodology would probably be insufficient for our goal of creating a **true** Rave in a Box.

What we needed was an algorithm for *song segmentation*. Unfortunately, song segmentation is still an open research problem, with a diverse array of proposed solutions but no definitive methodology. Additionally, nearly all methods operate on the entire song at once, and are extremely computationally intensive.

One common theme in recent song segmentation papers is the computation of a two-dimensional self-similarity matrix, first utilized in [1]. In these approaches, a song chromagram matrix is multiplied by its transpose to produce an $t \times t$ matrix, where t is the number of columns in the chromagram. As the dot product between two vectors is analogous to their covariance, each cell in the self-similarity matrix is proportional to the correlation between samples at times corresponding to the row and column that cell is in.




Figure 5: Self-similarity matrix of Brahms' Hungarian Dance computed by our team. We can see that square-shaped regions are regions of high homogeneity, while corners between them represent strong structural changes in the song.

From the self-similarity matrix we can compute some score of $structural\ novelty$ by applying a checkerboard kernel to its diagonal. If the kernel is centered at sample t, it adds correlation values on the same side of t, and subtracts those on different sides. Thus, the value is always greatest if the two halves of the music sampled by the kernel are similar to themselves but different from each-other, making it a successful measure of novelty.




Figure 6: Application of a $k \times k$ checkerboard kernel to a $t \times t$ self-similarity matrix to compute a structural novelty curve n(t).

This continuous curve of song novelty over time allows us to identify major structural changes (and thus ideal times to change graphics for our box) by identifying peaks in the novelty curve. We implemented this system in Python, and found that it was successful in identifying good scene transitions for a wide variety of music.

3.2 Modified Algorithm for Hardware

The method of computing structural novelty based on a self-similarity matrix presents numerous challenges for implementation on an FPGA. At first glance the algorithm requires precomputing scene transitions on entire songs, which would likely exceed the Nexys4's memory capacity. Furthermore, while trivial in software, implementing large matrix multiplication pipelines and kernel applications in Verilog can be difficult.

Through a change in algorithmic perspective, we were able to implement a fully functionally equivalent system with far less computational and memory cost. This stemmed from the recognition that we did not need to compute the entire self-similarity matrix, but instead directly calculate the kernel value at any point in time. We achieved this by storing k (the kernel size) chromagram samples in a FIFO, and at each new chromagram updating the novelty score to reflect the updated FIFO.


To accurately reflect the value of the kernel in the original algorithm, at any point the novelty must equal the dot product of each pair of chromagrams in the FIFO, where pairs are added if they are from the same half of the FIFO and otherwise subtracted. However, to recompute this value from scratch would be unnecessary computation, as at any time-step only three sets of dot products change: those involving the new chromagram, those involving the last, and those involving a chromagram in the center of the FIFO which previously was

on one half and just moved to another. By only computing these three sets of dot products and applying them as deltas to the previous novelty score, we can do O(k) rather than $O(k^2)$ computation at every new chromagram.

While this method does entail storing k chromagrams and k/2 chromagrams worth of audio (to replay in synchrony with the computed novelty curve), this is far less memory intensive than storing an entire song's worth of both audio and chromagrams.

Interestingly, from a literature review we believe we are the first to create any sort of live song-segmentation algorithm, let alone implement one in hardware.

3.3 Module-level Implementation



Our Verilog for signal processing began with the sample FFT code provided for the class by Mitchell Gu. This included creating a 104MHz clock, sampling the onboard ADC at 1MSPS, oversampling by 16x to get 14-bit samples at 62.5KHz, storing 4096 of them in a circular BRAM, feeding them to the FFT Mag IP Core to get the magnitude (square root of real part squared plus imaginary part squared) of the FFT, storing the results in a BRAM, and finally displaying a histogram of this data (the spectrogram) on the VGA output. In order to get this code to work, we had to splice open an AUX cable and apply a DC bias to the signal (configurable via potentiometer) for it to be read properly by the ADC. One issue we encountered was clipping from the ADC, despite the signal staying in the acceptable 0-1V range, so we lowered the volume of the input music until we did not have clipping. We decided to modify this code by oversampling by 64x instead of 16x, so that we could get 15-bit samples at a rate of 15.625KHz. There were three reasons for this change: keeping a lower sampling rate would give us better frequency resolution (about 4Hz per bin in the FFT), it would let us look at a larger window in time for each FFT (about 0.26 seconds) which would help the novelty calculation be more robust, and the extra bit of precision could help for further calculations.

We also decided to pursue one of our stretch goals by incorporating a Hanning window into the signal in order to get better FFT results. The standard process of taking 4096 samples at a time from a signal consists of multiplying the theoretically infinite signal by a rectangular window in time. This results in spectral leakage in the FFT output, which can make computation like note detection less accurate, especially when accumulating many frequency bins into chromagram bins. In order to reduce spectral leakage, we can multiply the 4096 samples by a different window shape, such as the Hanning window, derived from a sin wave. We computed 4096 16-bit samples of a single Hanning window, and stored them in a ROM. When a new ADC sample would be ready to store in the circular BRAM, we would use its index out of 4096 to fetch the correct Hanning value from the ROM, multiply it by the Hanning value, and right-shift it by 16 before storing the 16-bit result in the BRAM. The ROM had a latency of 2 clock cycles, so we had to pipeline accordingly.

At this point we had working spectrogram computation. Our next step was to turn this spectrogram into a chromagram. In order to create a chromagram, we needed to sum up many different frequency bins for each pitch class bin. Since every frequency bin contributes to at most 1 chromagram bin, we decided to create a ROM which would take in a bin index and give us an integer 0-11 representing the chromagram bin that it corresponds to, or 12 indicating that it corresponds to no chromagram bin. This ROM was 4 bits wide (to represent the integers 0-12), and contained 1024 addresses, since we only cared about frequencies in the first 1024 spectrogram bins. As new outputs came from the FFT module, we would check its index using the tuser output, look up the chroma bin, and add it to the correct chroma bin. Only after receiving all 4096 outputs would we scale down each chroma bin and update the output from the chroma module.

Since our frequency resolution was only 4Hz, we did not want to consider octaves with notes less than 4Hz apart. Additionally, while almost all software MIR tasks include normalization of each chroma vector for increased robustness, we could not perform meaningful normalization as division is very difficult in hardware. Accordingly, we wanted roughly the same number of spectrogram bins to contribute to each chromagram bin, so that each is roughly on the same scale. We decided to only consider notes C3 (130 Hz) through E7 (2637 Hz) for chromagram contribution. While we could not perform normalization, we found that this chromagram computation was sufficient for our needs. We modified the spectrogram VGA module to display a histogram of chromagram intensities as well, so that we could observe our chromagram calculation in action.

Following the chromagram calculation for an entire window of samples, we pushed this new chromagram onto our 32-chromagram FIFO and computed the new novelty score for this point in time. As described above, instead of computing every possible dot product between pairs of the 32 chromagrams in the FIFO, we would keep a running accumulator of the novelty score, and only compute the dot products necessary to calculate the delta from the previous novelty score. This would require 3 sets of dot products, each one requiring a full pass through the FIFO. To simplify the process, we wrote a FIFO Controller module to interface with the FIFO, and a Dot Engine module to compute dot products. Unfortunately, both of these modules required significant debugging in order to get correct operation. For the FIFO Controller module, we had to ensure correct timing of the read and write lines in order to cycle properly through the FIFO. For the Dot Engine module, we had to properly pipeline in order to leave time for the 12 16-bit multiplications and subsequent 32-bit additions.

Once we got the FIFO Controller and Dot Engine working, we created a Delta Accumulator to properly accumulate all of the dot products without overflow or underflow. Each dot product result would either be added or subtracted from the accumulator, depending on the indices of the two chroma in the FIFO. The Novelty Calculator module then operated with the following state machine: push new chroma onto FIFO while storing the old chroma leaving FIFO, compute the dot product between the new chroma and all other chroma in the FIFO (by cycling through the FIFO), adding/subtracting from the Delta Accumulator accordingly, compute the dot product between the old chroma and all other chroma in the FIFO, cycle through the FIFO to retrieve the middle chroma (in index 16), compute the dot product between this middle chroma and all other chroma in the FIFO, and finally take the accumulated delta and add it to our running novelty score accumulator.

Amazingly, after an eternity of debugging, we were able to analyze the results of this novelty computation with Vivado's Integrated Logic Analyzer and see clear peaks in the novelty score at key transitions in song structure. In order to detect these peaks properly, we first implemented a simple low-pass filter by computing an exponential moving average of the novelty score. The current

filtered novelty would be 0.5 times the new computed novelty plus 0.5 times the previous filtered novelty. This helped smooth out some of the bumps and extraneous peaks in the novelty curve. Then we store three novelty values: the new one, the one from one timestep ago, and the one from two timesteps ago. We can then declare the one from one timestep ago a peak if it is greater than both the new one and the one from two timesteps ago. We also check that it is greater than a certain threshold before declaring it a peak. This resulted in quite accurate peak detection for certain songs, giving us pulses exactly at transitions from verse to chorus and vice versa. Unfortunately, due to our lack of normalization at various points in our computation, a good peak threshold for one song might not be good for a different song, and so our approach's robustness was limited.

The output from the Novelty Calculator Module, indicating if there is a peak in novelty at the current timestep or not, is fed to the Graphics module, which would trigger a scene change on a peak. However, since we expect a peak in novelty when the chroma belonging to a structural transition in the song is halfway through the 32-chroma FIFO, there is about a 4 second delay between inputting audio and outputting a peak. In order to remedy this, we also store a FIFO of audio samples corresponding to 4 seconds of audio (65536 15.625Khz samples), before outputting the buffered audio to a DAC over SPI.

4 Graphics

The Rave in a Box generates graphics by following a path and turning a laser on and off along it. Thus, for the box to be able to project graphics and maintain persistence of vision without obscene memory usage, it must be able to interpolate along some compact representation of vector graphics that travel the shortest possible path to across those graphics.

This challenge can be broken down across two domains: the generation in software of a shortest path of Bézier curves, and the interpolation in hardware across these curves.

4.1 Path Generation

Our team originally planned to generate line-based drawings by hand, which would likely have near-optimal path length due to human intuition. However, we quickly realized that even for 4 scenes, each with 16 frames, this would take an inordinate amount of time. Thus, we sought to find a method of automatically generating scene paths from graphics found online, most of which being in raster form.

We built the following software pipeline to intake animated GIFs and output .coe files containing Bézier curves and laser on/off instructions:

- 1. Split animated GIF into individual frames, and mask to black and white.
- 2. Trace a set of Bézier curves around each item in each frame.
- 3. Run a nearest-fragment greedy algorithm to find the ideal set of paths to connect objects in frames, and refine with simulated annealing two-opt.
- 4. Split the largest Bézier curves in half until there is a power of 2 number of curves in each frame.
- 5. Pack frames into a .coe file and output correct Verilog parameters.

Step 3 of this process is NP-Complete, as it is a close relative of the Traveling Salesman Problem which is also NP-Complete. Thus the generation of scene .coe files can be somewhat time consuming. However, we found this was necessary to create short enough paths to allow persistence of vision with complex graphics. The details of this process can be found in the Python code in Appendix B.




Figure 7: Example cubic Bézier curve with four control points.

Practically, the ROM described by the COE file is addressed by $\lceil \log_2(|S|) \rceil + \lceil \log_2(max(|F|)) \rceil + \lceil \log_2(max(|I|)) \rceil$ bits, where |S| is the number of scenes, max(|F|) is the maximum number of frames per instruction, and max(|I|) is the maximum number of instructions per frame. Each line of the ROM corresponds to a cubic Bézier curve with four control points (and thus eight 12 bit numbers) and an additional bit to indicate whether the laser should be on or off.

4.2 Hardware Implementation




Figure 8: Block diagram of graphics generation subsystem.

The Interpolator module cycles through instructions in the provided scene address, and outputs instruction coordinates to two combinational modules that interpolate along the Bézier curve. It then forwards those outputs out to the SPI module, which in turn exports them to the DAC. This design requires no handshaking or clock-sharing with other modules.

5 Hardware

Our physical set-up consisted of a laser galvanometer set which included two galvanometers with mirrors on an aluminum mount, motor driver boards, a power supply, and a 5mW red laser. The motor driver boards each took in analog voltage inputs to control the galvanometers. Due to the fact that the Nexys can only output digital signals, MCP4822 two channel digital-to-analog converters were used over SPI to communicate with the motor driver boards. We also used a MCP4822 to output buffered audio, as PWMing audio out at our relatively low 15.625hz sampling rate yielded noticeably poor audio quality. A bipolar amplifier circuit was built and used to increase the overall laser projection angle (and thus picture size) and allow configurable offsets and gains for the x and y axes.



Figure 9: Rave in a Box 3D render from Autodesk Fusion 360.

Manufacturing of the project enclosure was an extensive process. First, the product was designed in computer aided design software to ensure fitment and appearance. Thereafter DXF files were able to be made in order to waterjet and laser cut parts. Laser cut eighth inch acrylic sheets, separated by aluminum standoffs were used as the frame of the box. A sixteenth inch Aluminum sheet was waterjet and formed around the outside of the frame before finally being brushed with steel wool for a textured appearance. A plywood sheet was laser cut and acrylic letters were laid in the sheet for the top cover of the box. It was then stained for a darker aesthetic.

6 Lessons Learned

After many many hours of grueling debugging and toiling over small mistakes, we have learned many lessons. We believe that the most significant lesson that we can share is to never assume that a module is working, despite how simple it may seem. Instead, it is crucial to validate the correct operation of every small module before moving on to other modules that use them. We used Vivado's Integrated Logic Analyzer to help us validate and debug modules, particularly ones sensitive to timing issues, and we highly recommend future 6.111 students do the same. We also learned how useful it is to utilize the module abstraction and create small sub-modules for individual repeated tasks. This not only allows for cleaner and more elegant code, but also helps with debugging as it lets you validate small parts and declare them bug-free.

One big issue that we kept facing was timing. First we did not realize that the ROM had a 2 clock cycle latency, and so we were getting incorrect values from our ROMs. Another timing issue we faced was not properly enabling the read and write lines for the FIFO. In particular, if the FIFO is full, and both read and write enables are raised high, one would expect that the FIFO would shift the new input in while shifting the old output out, remaining full. However, this is not the case. The old output will be shifted out, but the new input will not be shifted in while the FIFO is full, even if it is read on the same clock cycle. Instead, one has to read from the FIFO first, and then write on the following

clock cycle, when the FIFO is not full. Lastly, we encountered a timing issue with our Dot Engine module. We originally attempted to compute the dot product, consisting of 12 16-bit multiplies and 11 32-bit adds, combinationally. We did not realize that this was not possible. When inspecting the outputs from the Dot Engine module with the ILA, we realized that we were not getting correct dot product results. Instead, we had to pipeline the module so that each combinational operation could fit in a single 104MHz clock cycle. We suggest that future groups learn to use the timing report in Vivado in order to spot these issues better than we did.

All in all, we are extremely proud of our end result and had a lot of fun getting there. We accomplished everything we wanted and more, yielding a great-looking project that we can show off to friends. We learned an immense amount about Verilog and how Vivado actually synthesizes and implements Verilog, and we learned valuable skills in regards to project management. We would like to give a tremendous thank you to the 6.111 staff for teaching us, giving us invaluable guidance and debugging help, and giving us the opportunity to succeed.

References

[1] Jonathan Foote. Automatic Audio Segmentation Using A Measure of Audio Novelty. In Proc. ICME, volume 1, New York City, New York, USA, 2000.

A Project Verilog

```
parameter BEZIER_BITS = 10;
  parameter FRAME_REPEAT_BITS = 1;
  parameter SCENE_BITS = 2;
  parameter FRAME_BITS = 4;
  parameter INSTRUCTION_BITS = 8;
  parameter COORD_BITS = 12;
  parameter CHROMA_PRECISION = 16;
  parameter CHROMA_WIDTH = (12*CHROMA_PRECISION)-1;
  parameter MAX_DOT_BITS = 35 - 1;
  parameter MAX_DELTA_BITS = 135 -
  parameter MAX_TOTAL_BITS = 200 - 1;
  // Magic peak number. Translates to 10^8.
  parameter PEAK_THRESHOLD = 200'd1_0000_0000 +
17
      18
19
```

```
// Generate a spectrogram histogram reading from BRAM.
   module spectro_histogram(
       input wire clk,
22
       input wire [10:0] hcount,
23
       input wire [9:0] vcount,
24
       input wire blank,
       input wire [1:0] range,
26
       output wire [9:0] vaddr,
27
       input wire [15:0] vdata,
28
       output reg [2:0] pixel
29
30
       );
       // 1 bin per pixel, with the selected range
       assign vaddr = hcount[9:0] >> range;
33
34
       reg [9:0] hheight; // Height of histogram bar
35
       reg [9:0] vheight; // The height of pixel above bottom of screen
36
       reg blank1; // blank pipelined 1
37
       always @(posedge clk) begin
39
            // Pipeline stage 1
40
            hheight <= vdata >> 7;
41
            vheight <= 10'd767 - vcount;</pre>
42
            blank1 <= blank;</pre>
43
44
            // Pipeline stage 2
45
            pixel <= blank1 ? 3'b0 : (vheight < hheight) ? 3'b111 :</pre>
46
   3'b0;
       end
47
48
   endmodule
49
51
   // Generate a chromagram histogram from given chroma.
52
   module chroma_histogram(
53
       input wire clk,
54
       input wire [10:0] hcount,
55
       input wire [9:0] vcount,
       input wire blank,
       input wire [16*12-1:0] chroma,
58
       output reg [2:0] pixel
59
       );
60
61
       // 1 bin per pixel, with the selected range
       wire[3:0] bin_num = hcount[9:0] >> 6;
65
       reg [9:0] hheight; // Height of histogram bar
       reg [9:0] vheight; // The height of pixel above bottom of screen
66
       reg blank1; // blank pipelined 1
67
```

```
always @(posedge clk) begin
69
            // Pipeline stage 1
70
            if (bin_num < 12) hheight <= chroma[bin_num*16 +: 16] >> 6;
71
            else hheight <= 0;</pre>
72
73
            vheight <= 10'd767 - vcount;</pre>
            blank1 <= blank;</pre>
75
76
            // Pipeline stage 2
77
            pixel <= blank1 ? 3'b0 : (vheight < hheight) ? 3'b111 :</pre>
78
    3,b0;
        end
79
80
    endmodule
81
82
83
   // Module to bin spectrogram values from the BRAM into a chromagram.
   // The BROM chroma_bins tells us for every bin in the spectrogram what
   // bin it belongs to in the chromagram.
   module chroma_calculator(
        input wire clk,
88
        input wire valid_sample,
89
        input wire [11:0] new_sample_addr,
90
        input wire [CHROMA_PRECISION-1:0] new_sample_data,
91
        input wire last_sample,
        output reg [CHROMA_WIDTH:0] chroma,
93
        output reg done
94
   );
95
96
        // We are given a spectogram which represents the intensity
97
        // of frequencies 0-1024hz. This spectogram is stored in a
98
        // Block RAM indexed by spectogram_address. We seek to iterate through
        // spectogram indices, and add each value to one of 12 bins.
100
101
        parameter INNER_CHROMA_PRECISION = 18;
102
        parameter INNER_CHROMA_WIDTH = (INNER_CHROMA_PRECISION*12)-1;
103
        parameter BIT_DIFFERENCE = INNER_CHROMA_PRECISION - CHROMA_PRECISION;
104
105
        reg[INNER_CHROMA_WIDTH:0] inner_chroma;
106
        wire[3:0] chroma_bin;
107
        integer i;
108
109
        reg [11:0] prev_addr;
110
        reg [11:0] prev_prev_addr;
111
        reg [11:0] prev_prev_prev_addr;
112
113
        reg [15:0] prev_data;
114
        reg [15:0] prev_prev_data;
        chroma_bins chroma_binz (
115
            .clka(clk),
                           // input wire clka
116
                           // input wire ena
            .ena(1),
117
```

```
.addra(new_sample_addr[10:0]), // input wire [10 : 0] addra
118
                               .douta(chroma_bin) // output wire [3 : 0] douta
119
                    );
120
121
                     always @(posedge clk) begin
                               prev_addr <= new_sample_addr;</pre>
123
                               prev_prev_addr <= prev_addr;</pre>
124
                               prev_prev_addr <= prev_prev_addr;</pre>
125
                               prev_data <= new_sample_data;</pre>
126
                               prev_prev_data <= prev_data;</pre>
127
                               if (valid_sample && (prev_prev_prev_addr != prev_prev_addr)) begin
129
                                          if (last_sample) begin
130
                                                    for (i=0; i<12; i=i+1) begin</pre>
131
                                                               chroma[i*CHROMA_PRECISION +: CHROMA_PRECISION]
132
                                                                          <= inner_chroma[i*INNER_CHROMA_PRECISION +: INNER_CHROMA_PRECISION +: INNER_CHROMA_PRECISIO
133
                                                                          >> BIT_DIFFERENCE;
134
                                                     end
135
136
                                                     done <= 1;
137
                                                     inner_chroma <= 0;
138
                                          end
139
                                          else begin
140
                                                    done \leq 0;
142
                                                     if (prev_prev_addr < 2048 && chroma_bin < 12) begin</pre>
143
                                                               inner_chroma[chroma_bin*INNER_CHROMA_PRECISION +: INNER_CHROMA_PF
144
                                                                          <= inner_chroma[chroma_bin*INNER_CHROMA_PRECISION +: INNER_CH</pre>
145
                                                     end
146
                                          end
147
                               end else done <= 0;</pre>
148
                     end
149
150
         endmodule
151
152
153
         // Heavily pipelined module to perform dot products on two chromagrams.
154
         // Has a 4 cycle delay.
155
         module dot_engine(
156
                     input wire clk,
157
                     input wire[CHROMA_WIDTH:0] dot_a,
158
                     input wire[CHROMA_WIDTH:0] dot_b,
159
                     output wire [MAX_DOT_BITS:0] out
160
161
         );
162
163
                    reg [31:0] chroma_product_0 = 0;
                    reg [31:0] chroma_product_1 = 0;
164
                    reg [31:0] chroma_product_2 = 0;
165
                    reg [31:0] chroma_product_3 = 0;
166
                    reg [31:0] chroma_product_4 = 0;
167
```

```
reg [31:0] chroma_product_5 = 0;
168
        reg [31:0] chroma_product_6 = 0;
169
        reg [31:0] chroma_product_7 = 0;
170
        reg [31:0] chroma_product_8 = 0;
171
        reg [31:0] chroma_product_9 = 0;
172
        reg [31:0] chroma_product_10 = 0;
173
        reg [31:0] chroma_product_11 = 0;
174
175
        reg [32:0] chroma_sum_0 = 0;
176
        reg [32:0] chroma_sum_1 = 0;
177
        reg [32:0] chroma_sum_2 = 0;
178
        reg [32:0] chroma_sum_3 = 0;
179
        reg [32:0] chroma_sum_4 = 0;
180
        reg [32:0] chroma_sum_5 = 0;
181
        reg [33:0] chroma_sum_01 = 0;
182
        reg [33:0] chroma_sum_23 = 0;
183
        reg [33:0] chroma_sum_45 = 0;
184
        reg [33:0] ex_chroma_sum_45 = 0;
185
        reg [34:0] chroma_sum_0123 = 0;
186
187
188
        always @ (posedge clk) begin
189
            chroma_product_0 <=
190
                 dot_a[1*CHROMA_PRECISION -1:0*CHROMA_PRECISION]
              * dot_b[1*CHROMA_PRECISION-1:0*CHROMA_PRECISION];
192
            chroma_product_1 <=
193
                 dot_a[2*CHROMA_PRECISION -1:1*CHROMA_PRECISION]
194
               * dot_b[2*CHROMA_PRECISION-1:1*CHROMA_PRECISION];
195
            chroma_product_2 <=</pre>
196
                 dot_a[3*CHROMA_PRECISION -1:2*CHROMA_PRECISION]
197
              * dot_b[3*CHROMA_PRECISION-1:2*CHROMA_PRECISION];
            chroma_product_3 <=</pre>
199
                 dot_a[4*CHROMA_PRECISION -1:3*CHROMA_PRECISION]
200
              * dot_b[4*CHROMA_PRECISION-1:3*CHROMA_PRECISION];
201
            chroma_product_4 <=
202
                 dot_a[5*CHROMA_PRECISION -1:4*CHROMA_PRECISION]
203
              * dot_b[5*CHROMA_PRECISION-1:4*CHROMA_PRECISION];
204
            chroma_product_5 <=
                 dot_a[6*CHROMA_PRECISION -1:5*CHROMA_PRECISION]
206
               * dot_b[6*CHROMA_PRECISION-1:5*CHROMA_PRECISION];
207
            chroma_product_6 <=
208
                 dot_a[7*CHROMA_PRECISION -1:6*CHROMA_PRECISION]
209
              * dot_b[7*CHROMA_PRECISION-1:6*CHROMA_PRECISION];
210
            chroma_product_7 <=</pre>
211
                 dot_a[8*CHROMA_PRECISION -1:7*CHROMA_PRECISION]
212
213
              * dot_b[8*CHROMA_PRECISION-1:7*CHROMA_PRECISION];
            chroma_product_8 <=
214
                 dot_a[9*CHROMA_PRECISION -1:8*CHROMA_PRECISION]
215
              * dot_b[9*CHROMA_PRECISION-1:8*CHROMA_PRECISION];
216
            chroma_product_9 <=
217
```

```
dot_a[10*CHROMA_PRECISION-1:9*CHROMA_PRECISION]
218
               * dot_b[10*CHROMA_PRECISION-1:9*CHROMA_PRECISION];
219
             chroma_product_10 <=
220
                 dot_a[11*CHROMA_PRECISION -1:10*CHROMA_PRECISION]
221
               * dot_b[11*CHROMA_PRECISION-1:10*CHROMA_PRECISION];
             chroma_product_11 <=
223
                  dot_a[12*CHROMA_PRECISION-1:11*CHROMA_PRECISION]
224
               * dot_b[12*CHROMA_PRECISION-1:11*CHROMA_PRECISION];
225
226
             chroma_sum_0 <= chroma_product_0 + chroma_product_1;</pre>
227
             chroma_sum_1 <= chroma_product_2 + chroma_product_3;</pre>
             chroma_sum_2 <= chroma_product_4 + chroma_product_5;</pre>
             chroma_sum_3 <= chroma_product_6 + chroma_product_7;</pre>
230
             chroma_sum_4 <= chroma_product_8 + chroma_product_9;</pre>
231
             chroma_sum_5 <= chroma_product_10 + chroma_product_11;</pre>
232
             chroma_sum_01 <= chroma_sum_0 + chroma_sum_1;</pre>
233
             chroma_sum_23 <= chroma_sum_2 + chroma_sum_3;</pre>
234
             chroma_sum_45 <= chroma_sum_4 + chroma_sum_5;</pre>
235
             ex_chroma_sum_45 <= chroma_sum_45;</pre>
236
             chroma_sum_0123 <= chroma_sum_01 + chroma_sum_23;</pre>
237
        end
238
239
        assign out = chroma_sum_0123 + ex_chroma_sum_45;
240
    endmodule
242
243
244
    // Module to accumulate deltas to structural novelty.
245
    module delta_accumulator(
246
        input wire clk,
247
        input wire rst,
248
        input wire new_addition,
249
        input wire [MAX_DOT_BITS:0] accumulate,
250
        input wire sign,
251
        output reg [MAX_DELTA_BITS:0] accumulated
252
   );
253
254
        reg state = 0;
        parameter RESET = 0;
256
        parameter COLLECT = 1;
257
        always @ (posedge clk) begin
258
             case (state)
259
                 RESET: begin
260
                      accumulated <= 1 << MAX_DELTA_BITS;</pre>
261
                      state <= COLLECT;</pre>
263
                  end
                  COLLECT: begin
264
                      if (rst) state <= RESET;</pre>
265
                      else begin
266
                           if (new_addition) begin
267
```

```
if (sign) accumulated <=</pre>
268
                                      accumulated - {92'b0, accumulate};
269
                                 else accumulated <=</pre>
270
                                      accumulated + {92'b0, accumulate};
^{271}
                            \quad \texttt{end} \quad
272
                       end
273
                  end
274
                  default: state <= RESET;</pre>
275
              endcase
276
         end
277
278
    endmodule
280
281
    // Module to accumulate total structural novelty.
282
    module total_accumulator(
283
         input wire clk,
284
         input wire rst,
285
         input wire new_addition,
286
         input wire [MAX_DELTA_BITS:0] accumulate,
287
         input wire sign,
288
         output reg [MAX_TOTAL_BITS:0] accumulated
289
    );
290
291
         reg state = 0;
292
         parameter RESET = 0;
293
         parameter COLLECT = 1;
294
         always @ (posedge clk) begin
295
              case (state)
296
                  RESET: begin
297
                       accumulated <= 1 << MAX_TOTAL_BITS;</pre>
298
                       state <= COLLECT;</pre>
299
                  end
300
                  COLLECT: begin
301
                       if (rst) state <= RESET;</pre>
302
                       else begin
303
                            if (new_addition) begin
304
                                 if (sign) begin
                                      if (accumulated > accumulate)
306
                                           accumulated <= accumulated - {65'b0, accumulate};</pre>
307
                                      else accumulated <= 0;</pre>
308
                                 end
309
                                 else begin
310
                                      if (((1 << (MAX_TOTAL_BITS+1)) - {1'b0, accumulated})</pre>
311
312
                                        > accumulate)
313
                                           accumulated <= accumulated + {65'b0, accumulate};</pre>
314
                                      else accumulated <=</pre>
                                           (1 << (MAX_TOTAL_BITS + 1)) - 1;
315
                                 end
316
                            end
317
```

```
end
318
                  end
319
                  default: state <= RESET;</pre>
320
             endcase
321
        \verb"end"
322
    endmodule
324
325
326
    // Controller for the chromagram FIFO.
327
    // Can load values, unload, cycle, and shift.
    module fifo_controller(
         input wire clk,
330
         input wire rst,
331
         input wire [2:0] mode,
332
         input wire [CHROMA_WIDTH:0] new_fifo_input,
333
         output wire [CHROMA_WIDTH:0] fifo_output,
334
         output wire [4:0] data_count,
335
         output wire fifo_full,
336
         output wire fifo_empty
337
    );
338
339
        reg fifo_read, fifo_write;
340
        reg [CHROMA_WIDTH:0] fifo_in;
341
         parameter FIFO_IDLE = 0;
342
         parameter FIFO_LOAD = 1;
343
         parameter FIFO_UNLOAD = 2;
344
         parameter FIFO_CYCLE = 3;
345
        parameter FIFO_SHIFT = 4;
346
347
         always @ (*) begin
348
             case (mode)
                  FIFO_IDLE: begin
350
                      fifo_read = 0;
351
                      fifo_write = 0;
352
                  end
353
                  FIFO_LOAD: begin
354
                      fifo_read = 0;
                      fifo_write = 1;
356
                      fifo_in = new_fifo_input;
357
                  end
358
                  FIFO_UNLOAD: begin
359
                      fifo_read = 1;
360
                      fifo_write = 0;
361
                  end
363
                  FIFO_CYCLE: begin
364
                      fifo_read = 1;
                      fifo_write = 1;
365
                      fifo_in = fifo_output;
366
                  end
367
```

```
FIFO_SHIFT: begin
368
                      fifo_read = 1;
369
                      fifo_write = 1;
370
                      fifo_in = new_fifo_input;
371
372
                  end
             endcase
         end
374
375
         chroma_fifo c (
376
           .srst(rst),
377
           .clk(clk),
378
           .din(fifo_in),
           .wr_en(fifo_write),
380
           .rd_en(fifo_read),
381
           .dout(fifo_output),
382
           .full(fifo_full),
383
           .empty(fifo_empty),
384
           .data_count(data_count)
385
        );
387
388
    endmodule
389
390
    // Controller for the audio buffer FIFO. Functions identically
    // to the above.
    module buffer_controller(
393
         input wire clk,
394
         input wire rst,
395
        input wire [2:0] mode,
396
         input wire [11:0] new_fifo_input,
397
         output wire [11:0] fifo_output,
398
         output wire fifo_full,
         output wire fifo_empty
400
    );
401
402
        reg fifo_read, fifo_write;
403
        reg [11:0] fifo_in;
404
         parameter FIFO_IDLE = 0;
405
         parameter FIFO_LOAD = 1;
406
         parameter FIFO_UNLOAD = 2;
407
         parameter FIFO_CYCLE = 3;
408
        parameter FIFO_SHIFT = 4;
409
410
         always @ (*) begin
411
412
             case (mode)
413
                 FIFO_IDLE: begin
414
                      fifo_read = 0;
                      fifo_write = 0;
415
                 end
416
                 FIFO_LOAD: begin
417
```

```
fifo_read = 0;
418
                      fifo_write = 1;
419
                      fifo_in = new_fifo_input;
420
                  end
421
                  FIFO_UNLOAD: begin
422
                      fifo_read = 1;
423
                      fifo_write = 0;
424
                  end
425
                  FIFO_CYCLE: begin
426
                      fifo_read = 1;
427
                      fifo_write = 1;
428
                      fifo_in = fifo_output;
429
                  end
430
                  FIFO_SHIFT: begin
431
                      fifo_read = 1;
432
                      fifo_write = 1;
433
                      fifo_in = new_fifo_input;
434
435
                  end
             endcase
436
         end
437
438
        buffer_fifo b (
439
           .srst(rst),
440
           .clk(clk),
441
           .din(fifo_in),
442
           .wr_en(fifo_write),
443
           .rd_en(fifo_read),
444
           .dout(fifo_output),
445
           .full(fifo_full),
446
           .empty(fifo_empty)
447
        );
448
449
450
    endmodule
451
452
453
    // Module to compute structural novelty. The big boi.
454
    module novelty_calc (
         input wire clk,
456
         input wire rst,
457
         input wire [CHROMA_WIDTH:0] new_chroma,
458
        input wire chroma_done,
459
        output reg done,
460
        output reg peak,
461
462
    );
463
        parameter FIFO_IDLE = 0;
464
        parameter FIF0_LOAD = 1;
465
        parameter FIFO_UNLOAD = 2;
466
        parameter FIFO_CYCLE = 3;
467
```

```
parameter FIFO_SHIFT = 4;
468
469
        parameter NOVELTY_IDLE = 0;
470
        parameter NOVELTY_LOAD = 1;
471
        parameter NOVELTY_STORE_OLDEST_INT = 2;
472
        parameter NOVELTY_STORE_OLDEST = 3;
473
        parameter NOVELTY_DOT_NEWEST = 4;
474
        parameter NOVELTY_DOT_OLDEST = 5;
475
        parameter NOVELTY_COLLECT_MIDDLE = 6;
476
        parameter NOVELTY_DOT_MIDDLE = 7;
477
        parameter NOVELTY_DOT_MIDDLE_AGAIN = 8;
        parameter NOVELTY_FINISH_DOTTING_MIDDLE = 9;
        parameter NOVELTY_ADD_DELTA = 10;
480
        parameter NOVELTY_MOVING_AVERAGE = 11;
481
        parameter NOVELTY_PEAK = 12;
482
483
        reg [3:0] state;
484
        reg [2:0] fifo_mode;
485
        reg [CHROMA_WIDTH:0] new_fifo_input;
486
        wire [CHROMA_WIDTH:0] fifo_output;
487
        wire [4:0] data_count;
488
        wire fifo_full, fifo_empty;
489
490
        reg [4:0] current_index;
        reg [4:0] current_dot_index;
492
493
        reg [CHROMA_WIDTH:0] dot_a, dot_b;
494
        wire [MAX_DOT_BITS:0] dot_out;
495
496
        reg add_to_total_novelty, add_to_delta_novelty;
497
        reg add_to_total_novelty_sign, add_to_delta_novelty_sign;
498
        wire [MAX_TOTAL_BITS:0] accumulated_total_novelty;
499
        wire [MAX_DELTA_BITS:0] accumulated_delta_novelty;
500
        reg [MAX_DELTA_BITS:0] total_novelty_addition;
501
        reg delta_novelty_reset;
502
503
        reg [CHROMA_WIDTH:0] oldest_chroma, newest_chroma, middle_chroma;
504
        reg [MAX_TOTAL_BITS:0] old_total_novelty;
506
        reg [MAX_TOTAL_BITS:0] mid_total_novelty;
507
        reg [MAX_TOTAL_BITS:0] average_total_novelty;
508
509
        reg [4:0] current_index_m1 = 0;
510
        reg [4:0] current_index_m2 = 0;
511
        reg [4:0] current_index_m3 = 0;
512
513
        reg [4:0] current_index_m4 = 0;
514
        // Clocked block to define state transitions.
515
        always @ (posedge clk) begin
516
            if (fifo_mode == FIFO_UNLOAD || fifo_mode == FIFO_CYCLE)
517
```

```
current_index <= current_index - 1;</pre>
518
519
              current_index_m1 <= current_index;</pre>
520
              current_index_m2 <= current_index_m1;</pre>
521
              current_index_m3 <= current_index_m2;</pre>
              current_index_m4 <= current_index_m3;</pre>
523
              case (state)
524
                   NOVELTY_IDLE: begin
525
526
                        oldest_chroma <= 0;</pre>
527
                        middle_chroma <= 0;
                        current_index <= 0;</pre>
                        peak <= 0;</pre>
530
                        done <= 0;
531
532
                        if (chroma_done) begin
533
                             newest_chroma <= new_chroma;</pre>
534
                             if (fifo_full) begin
535
                                  state <= NOVELTY_STORE_OLDEST_INT;</pre>
536
537
                             end
538
                             else begin
539
                                  state <= NOVELTY_LOAD;</pre>
540
541
                             end
                        end
542
                        else newest_chroma <= 0;</pre>
543
544
545
                   NOVELTY_LOAD: begin
546
                        state <= NOVELTY_IDLE;</pre>
547
548
                   end
                   NOVELTY_STORE_OLDEST_INT: begin
550
                        state <= NOVELTY_STORE_OLDEST;</pre>
551
                   end
552
553
                   NOVELTY_STORE_OLDEST: begin
554
                        oldest_chroma <= fifo_output;</pre>
                        state <= NOVELTY_DOT_NEWEST;</pre>
556
                   end
557
558
                   NOVELTY_DOT_NEWEST: begin
559
                        if (current_index == 0)
560
                             state <= NOVELTY_DOT_OLDEST;</pre>
561
                   end
563
                   NOVELTY_DOT_OLDEST: begin
564
                        if (current_index == 0)
565
                             state <= NOVELTY_COLLECT_MIDDLE;</pre>
566
                   end
567
```

```
568
                  NOVELTY_COLLECT_MIDDLE: begin
569
                       if (current_index == 16)
570
                            middle_chroma <= fifo_output;</pre>
571
                       else if (current_index == 0)
572
                            state <= NOVELTY_DOT_MIDDLE;</pre>
573
                  end
574
575
                  NOVELTY_DOT_MIDDLE: begin
576
                       if (current_index == 0)
577
                            state <= NOVELTY_DOT_MIDDLE_AGAIN;</pre>
                  end
579
580
                  NOVELTY_DOT_MIDDLE_AGAIN: begin
581
                       if (current_index == 1)
582
                            state <= NOVELTY_FINISH_DOTTING_MIDDLE;</pre>
583
                  end
584
585
                  NOVELTY_FINISH_DOTTING_MIDDLE: begin
586
                       if (current_index_m4 == 1)
587
                            state <= NOVELTY_ADD_DELTA;</pre>
588
                  end
589
590
                  NOVELTY_ADD_DELTA: begin
                       state <= NOVELTY_MOVING_AVERAGE;</pre>
592
                  end
593
594
                  NOVELTY_MOVING_AVERAGE: begin
595
                       average_total_novelty <= (</pre>
596
                            {1'b0, average_total_novelty}
597
                         + {1'b0, accumulated_total_novelty}
598
                       ) >> 1;
599
600
                       state <= NOVELTY_PEAK;</pre>
601
                  end
602
603
                  NOVELTY_PEAK: begin
604
                       done <= 1;
                       peak <= (mid_total_novelty > average_total_novelty)
606
                             && (mid_total_novelty > old_total_novelty)
607
                             && (mid_total_novelty > PEAK_THRESHOLD);
608
609
                       state <= NOVELTY_IDLE;</pre>
610
                       mid_total_novelty <= average_total_novelty;</pre>
611
                       old_total_novelty <= mid_total_novelty;</pre>
612
613
                  end
614
              endcase
615
616
         end
617
```

```
618
        // Combinational assignment of control signals to fifo controller
619
        // and accumulators based off the current state.
620
        always @ (*) begin
621
             case (state)
622
623
                 NOVELTY_IDLE: begin
624
                     fifo_mode = FIFO_IDLE;
625
                     new_fifo_input = 0;
626
                      add_to_total_novelty = 0;
627
                      add_to_delta_novelty = 0;
                      add_to_total_novelty_sign = 0;
                      add_to_delta_novelty_sign = 0;
630
                      dot_a = 0;
631
                     dot_b = 0;
632
                      delta_novelty_reset = 0;
633
                 end
634
635
                 NOVELTY_LOAD: begin
636
                     fifo_mode = FIFO_LOAD;
637
                     new_fifo_input = newest_chroma;
638
                     add_to_total_novelty = 0;
639
                      add_to_delta_novelty = 0;
640
                      add_to_total_novelty_sign = 0;
641
                      add_to_delta_novelty_sign = 0;
642
                      dot_a = 0;
643
                      dot_b = 0;
644
                      delta_novelty_reset = 1;
645
                 end
646
647
                 NOVELTY_STORE_OLDEST_INT: begin
648
                     fifo_mode = FIFO_UNLOAD;
649
                     new_fifo_input = 0;
650
                      add_to_total_novelty = 0;
651
                      add_to_delta_novelty = 0;
652
                      add_to_total_novelty_sign = 0;
653
                      add_to_delta_novelty_sign = 0;
654
                     dot_a = 0;
                      dot_b = 0;
656
                      delta_novelty_reset = 0;
657
                 end
658
659
                 NOVELTY_STORE_OLDEST: begin
660
                     fifo_mode = FIFO_SHIFT;
661
                     new_fifo_input = newest_chroma;
662
663
                      add_to_total_novelty = 0;
664
                      add_to_delta_novelty = 0;
                      add_to_total_novelty_sign = 0;
665
                      add_to_delta_novelty_sign = 0;
666
                      dot_a = 0;
667
```

```
dot_b = 0;
668
                     delta_novelty_reset = 0;
669
                 end
670
671
                 NOVELTY_DOT_NEWEST: begin
672
                     fifo_mode = FIFO_CYCLE;
673
                     new_fifo_input = 0;
674
                     add_to_total_novelty = 0;
675
                     add_to_delta_novelty = current_index_m4 != 0;
676
                     add_to_total_novelty_sign = 0;
677
                     add_to_delta_novelty_sign = current_index_m4 > 15;
                     dot_a = newest_chroma;
                     dot_b = fifo_output;
680
                     delta_novelty_reset = 0;
681
                 end
682
683
                 NOVELTY_DOT_OLDEST: begin
684
                     fifo_mode = FIFO_CYCLE;
685
                     new_fifo_input = 0;
686
                     add_to_total_novelty = 0;
687
                     add_to_delta_novelty = current_index_m4 != 0;
688
                     add_to_total_novelty_sign = 0;
689
                     add_to_delta_novelty_sign = current_index_m4 > 16;
690
                     dot_a = oldest_chroma;
                     dot_b = fifo_output;
                     delta_novelty_reset = 0;
693
                 end
694
695
                 NOVELTY_COLLECT_MIDDLE: begin
696
                     fifo_mode = FIFO_CYCLE;
697
                     new_fifo_input = 0;
698
                     add_to_total_novelty = 0;
                     add_to_delta_novelty = (current_index_m4 < 4)
700
                                           && (current_index_m4 != 0);
701
                     add_to_total_novelty_sign = 0;
702
                     add_to_delta_novelty_sign = 0;
703
                     dot_a = 0;
704
                     dot_b = 0;
705
                     delta_novelty_reset = 0;
706
                 end
707
708
                 NOVELTY_DOT_MIDDLE: begin
709
                     fifo_mode = FIFO_CYCLE;
710
                     new_fifo_input = 0;
711
                     add_to_total_novelty = 0;
712
713
                     add_to_delta_novelty = (current_index_m4 != 16)
                                           && (current_index_m4 != 0);
714
                     add_to_total_novelty_sign = 0;
715
                     add_to_delta_novelty_sign = current_index_m4 < 16;
716
                     dot_a = middle_chroma;
717
```

```
dot_b = fifo_output;
718
                     delta_novelty_reset = 0;
719
                 end
720
721
                 NOVELTY_DOT_MIDDLE_AGAIN: begin
                     fifo_mode = FIFO_CYCLE;
723
                     new_fifo_input = 0;
724
                     add_to_total_novelty = 0;
725
                     add_to_delta_novelty = (current_index_m4 != 16)
726
                                           && (current_index_m4 != 0);
727
                     add_to_total_novelty_sign = 0;
                     add_to_delta_novelty_sign = current_index_m4 < 16;
729
                     dot_a = middle_chroma;
730
                     dot_b = fifo_output;
731
                     delta_novelty_reset = 0;
732
                 end
733
734
                 NOVELTY_FINISH_DOTTING_MIDDLE: begin
735
                     fifo_mode = (current_index_m4 == 4)
736
                                ? FIFO_LOAD : FIFO_IDLE;
737
                     new_fifo_input = newest_chroma;
738
                     add_to_total_novelty = 0;
739
                     add_to_delta_novelty = 1;
740
                     add_to_total_novelty_sign = 0;
                     add_to_delta_novelty_sign = 1;
742
                     dot_a = 0;
743
                     dot_b = 0;
744
                     delta_novelty_reset = 0;
745
                 end
746
747
                 NOVELTY_ADD_DELTA: begin
748
                     fifo_mode = FIFO_IDLE;
749
                     new_fifo_input = 0;
750
                     add_to_total_novelty = 1;
751
                     add_to_delta_novelty = 0;
752
                     add_to_total_novelty_sign = accumulated_delta_novelty
753
                                                  < (1 << MAX_DELTA_BITS);
754
                     add_to_delta_novelty_sign = 0;
                     dot_a = 0;
756
                     dot_b = 0;
757
                     delta_novelty_reset = 1;
758
                     total_novelty_addition = (accumulated_delta_novelty
759
                                               < (1 << MAX_DELTA_BITS))
760
                                               ? ((1 << MAX_DELTA_BITS) -
761
                                                  accumulated_delta_novelty)
762
763
                                               : (accumulated_delta_novelty -
                                                 (1 << MAX_DELTA_BITS));
764
                 end
765
766
                 NOVELTY_MOVING_AVERAGE: begin
767
```

```
fifo_mode = FIFO_IDLE;
768
                      new_fifo_input = 0;
769
                      add_to_total_novelty = 0;
770
                      add_to_delta_novelty = 0;
771
                      add_to_total_novelty_sign = 0;
772
                      add_to_delta_novelty_sign = 0;
773
                      dot_a = 0;
774
                      dot_b = 0;
775
                      delta_novelty_reset = 0;
776
                      total_novelty_addition = 0;
777
778
                 end
                 NOVELTY_PEAK: begin
780
                      fifo_mode = FIFO_IDLE;
781
                      new_fifo_input = 0;
782
                      add_to_total_novelty = 0;
783
                      add_to_delta_novelty = 0;
784
                      add_to_total_novelty_sign = 0;
785
                      add_to_delta_novelty_sign = 0;
786
                      dot_a = 0;
787
                      dot_b = 0;
788
                      delta_novelty_reset = 0;
789
                      total_novelty_addition = 0;
790
                 end
             endcase
792
        end
793
794
        dot_engine dotter(
795
             .clk(clk),
796
             .dot_a(dot_a),
797
             .dot_b(dot_b),
798
             .out(dot_out)
800
801
        fifo_controller fifo_control(
802
             .clk(clk),
803
             .rst(rst),
804
             .mode(fifo_mode),
             .new_fifo_input(new_fifo_input),
806
             .fifo_output(fifo_output),
807
             .data_count(data_count),
808
             .fifo_full(fifo_full),
809
             .fifo_empty(fifo_empty)
810
        );
811
812
813
        total_accumulator total_novelty(
814
             .clk(clk),
             .rst(rst),
815
             .new_addition(add_to_total_novelty),
816
             .accumulate(total_novelty_addition),
817
```

```
.sign(add_to_total_novelty_sign),
818
             .accumulated(accumulated_total_novelty)
819
        );
820
821
        delta_accumulator delta_novelty(
            .clk(clk),
823
            .rst(delta_novelty_reset),
824
            .new_addition(add_to_delta_novelty),
825
            .accumulate(dot_out),
826
            .sign(add_to_delta_novelty_sign),
827
            .accumulated(accumulated_delta_novelty)
        );
830
    endmodule
831
832
   // Nice helper function to flip the bits in a wire.
   // Found on stackexchange, no idea how it works but it does.
   function[11:0] bit_order (input[11:0] data);
   integer i;
   begin
837
        for (i=0; i < 12; i=i+1) begin : reverse</pre>
838
            bit_order[11-i] = data[i];
839
        end
840
841
    end
    endfunction
843
844
    // Combinational module to compute the current position
845
    // on a Bezier curve.
846
   module bezier_coordinate(
847
848
        input wire[COORD_BITS-1:0] p0,
        input wire[COORD_BITS-1:0] p1,
849
        input wire[COORD_BITS-1:0] p2,
850
        input wire [COORD_BITS-1:0] p3,
851
        input wire[BEZIER_BITS-1:0] t,
852
        output wire [COORD_BITS-1:0] out
853
   );
854
855
        // Full equation:
856
        // (1-t)^3 * p0 + 3*t*(1-t)^2 * p1 + 3*t^2*(1-t)*p2 + t^3*p3
857
858
        wire [50:0] t_com
                           = (2**BEZIER_BITS-1) - t;
859
        wire [50:0] t_com_2 = ({32'd0, t_com}*t_com) >> BEZIER_BITS;
860
        wire [50:0] t_com_3 = ({32'd0,t_com}*t_com_2) >> BEZIER_BITS;
861
        wire[50:0] t_2
                            = ({32'd0,t}*t) >> BEZIER_BITS;
863
        wire[50:0] t_3
                             = ({32'd0,t}*t_2) >> BEZIER_BITS;
864
        assign out = (t_com_3 * p0)
865
                    + ((3 * t * t_com_2 * p1)>>>BEZIER_BITS)
866
                    + ((3 * t_2 * t_com * p2)>>>BEZIER_BITS)
867
```

```
+ t_3 * p3) >>> BEZIER_BITS;
868
    endmodule
869
870
871
    \ensuremath{//} Interpolator module reads Instruction ROM, and interpolates
872
    // between bezier curves in the given scene.
    module interpolator(
874
        input wire clk,
875
        input wire[SCENE_BITS-1:0] scene,
876
877
        output wire[COORD_BITS-1:0] x,
878
        output wire[COORD_BITS-1:0] y,
879
        output wire laser_on
880
    );
881
882
        reg[FRAME_BITS-1:0] frame;
883
        reg[INSTRUCTION_BITS -1:0] instruction;
884
885
        wire[SCENE_BITS+FRAME_BITS+INSTRUCTION_BITS-1:0] address = {
886
             scene, frame, instruction
887
        };
888
889
        wire[8*COORD_BITS:0] instruction_out;
890
        wire [COORD_BITS-1:0] p0x =
892
             instruction_out[8*COORD_BITS:7*COORD_BITS+1];
893
        wire[COORD_BITS-1:0] pOy =
894
             instruction_out[7*COORD_BITS:6*COORD_BITS+1];
895
        wire[COORD_BITS-1:0] p1x =
896
            instruction_out[6*COORD_BITS:5*COORD_BITS+1];
897
        wire[COORD_BITS-1:0] ply =
            instruction_out[5*COORD_BITS:4*COORD_BITS+1];
        wire [COORD_BITS-1:0] p2x =
900
             instruction_out[4*COORD_BITS:3*COORD_BITS+1];
901
        wire[COORD_BITS-1:0] p2y =
902
             instruction_out[3*COORD_BITS:2*COORD_BITS+1];
903
        wire[COORD_BITS-1:0] p3x =
904
             instruction_out[2*COORD_BITS:COORD_BITS+1];
        wire [COORD_BITS-1:0] p3y =
906
             instruction_out[COORD_BITS:1];
907
        assign laser_on
                                    = instruction_out[0];
908
909
        reg[BEZIER_BITS-1:0] time_in_inst = 0;
910
        reg[FRAME_REPEAT_BITS-1:0] time_in_frame = 0;
911
        reg[SCENE_BITS-1:0] last_scene;
912
913
        instruction_rom rom (
914
           .clka(clk),
915
            .ena(1),
916
            .addra(address),
917
```

```
.douta(instruction_out)
918
         );
919
920
         bezier_coordinate bx (
921
              .p0(p0x),
922
              .p1(p1x),
923
              .p2(p2x),
924
              .p3(p3x),
925
              .t(time_in_inst),
926
              .out(x)
927
         );
928
929
         bezier_coordinate by (
930
              .p0(p0y),
931
              .p1(p1y),
932
              .p2(p2y),
933
              .p3(p3y),
934
              .t(time_in_inst),
935
              .out(y)
936
         );
937
938
         always @(posedge clk) begin
939
              last_scene <= scene;</pre>
940
941
              // When the scene changes, reset variables
942
              if (last_scene != scene) begin
943
                  time_in_frame <= 0;</pre>
944
                  time_in_inst <= 0;</pre>
945
                  frame <= 0;
946
                  instruction <= 0;</pre>
947
              end else begin
948
                  time_in_inst <= time_in_inst + 1;</pre>
949
950
                  // Increment the instruction before an overflow
951
                  if (&time_in_inst) begin
952
                       instruction <= instruction + 1;</pre>
953
954
                       // Increment the frame if not repeating
                       if (&instruction) begin
956
                            time_in_frame <= time_in_frame + 1;</pre>
957
958
                            // Increment the frame before overflow
959
                            if (&time_in_frame) frame <= frame + 1;</pre>
960
                       end
961
                  end
962
963
              end
964
         end
965
    endmodule
966
967
```

```
// SPI module for MCP4822 DAC using both channels.
    \ensuremath{//} Alternates between the X and Y channel, and thus
    // updates each channel half as fast as audio_SPI.
    module laser_SPI(
          input wire clock,
972
          input wire [11:0] x,
         input wire [11:0] y,
974
         output reg cs,
975
         output wire s_out // mosi
976
         );
977
978
         reg[1:0] state;
          reg[15:0] instruction;
980
         reg[6:0] instruction_sent;
981
         reg channel;
982
983
          parameter IDLE = 0;
984
          parameter SEND = 1;
985
986
          assign s_out = instruction[0];
987
988
          always @(posedge clock) begin
989
              case (state)
990
                   IDLE: begin
991
                        instruction[0] <= channel;</pre>
                        instruction[3:1] <= 3'b100;</pre>
993
                        instruction[15:4] <= channel</pre>
994
                                               ? bit_order(x) : bit_order(y);
995
                        instruction_sent <= 0;</pre>
996
                        state <= SEND;</pre>
997
                        cs <= 0;
998
                   end
1000
                   SEND: begin
1001
                        instruction[14:0] <= instruction[15:1];</pre>
1002
                        instruction_sent <= instruction_sent + 1;</pre>
1003
1004
                        if (instruction_sent >= 16) begin
1005
                            cs <= 1;
1006
                             channel = ~channel;
1007
                             state <= IDLE;</pre>
1008
                        end
1009
                   end
1010
                   default: state <= IDLE;</pre>
1011
1012
              endcase
1013
          end
1014
    endmodule
1015
1016
1017
```

```
// Similar to laser_SPI, but only outputs on one channel at twice
    // the frequency and half the gain.
1019
    module audio_SPI(
1020
         input wire clock,
1021
         input wire [11:0] audio,
1022
         output reg cs,
1023
         output wire s_out // mosi
1024
         );
1025
1026
         reg[1:0] state;
1027
         reg[15:0] instruction;
1028
         reg[6:0] instruction_sent;
1029
1030
         parameter IDLE = 0;
1031
         parameter SEND = 1;
1032
1033
         assign s_out = instruction[0];
1034
1035
         always @(posedge clock) begin
1036
              case (state)
1037
                   IDLE: begin
1038
                        instruction[3:0] <= 4'b1100;</pre>
1039
                        instruction[15:4] <= bit_order(audio);</pre>
1040
                       instruction_sent <= 0;</pre>
1041
                       state <= SEND;</pre>
1042
                        cs <= 0;
1043
                   end
1044
1045
                   SEND: begin
1046
                        instruction[14:0] <= instruction[15:1];</pre>
1047
                        instruction_sent <= instruction_sent + 1;</pre>
1048
                        if (instruction_sent >= 16) begin
1050
                            cs <= 1;
1051
                            state <= IDLE;</pre>
1052
                        end
1053
                   end
1054
                   default: state <= IDLE;</pre>
1055
              endcase
1056
         end
1057
1058
     endmodule
1059
1060
1061
    // Main module. Wires up all the major components.
    module main (
1064
         input wire CLK100MHZ,
1065
         input wire [15:0] SW,
         input wire BTNC, BTNU, BTNL, BTNR, BTND,
1066
         input wire AD3P, AD3N, // The top pair of ports on JXADC on Nexys 4
1067
```

```
output wire [3:0] VGA_R,
1068
         output wire [3:0] VGA_B,
1069
         output wire [3:0] VGA_G,
1070
         output wire VGA_HS,
1071
         output wire VGA_VS,
1072
         output wire AUD_PWM, AUD_SD,
1073
         output wire LED16_B, LED16_G, LED16_R,
1074
         output wire LED17_B, LED17_G, LED17_R,
1075
         output wire [15:0] LED, // LEDs above switches
1076
         output wire [7:0] SEG, // segments A-G (0-6), DP (7)
1077
                                    // Display 0-7
         output wire [7:0] AN,
1078
         output wire [7:0] JB
1080
1081
         // SETUP CLOCKS
1082
         // 104Mhz clock for XADC and primary clock domain
1083
         // It divides by 4 and runs the ADC clock at 26Mhz
1084
         // And the ADC can do one conversion in 26 clock cycles
1085
         // So the sample rate is 1Msps (not posssible w/ 100\,\mathrm{Mhz})
         // 65Mhz for VGA Video
1087
         // 208mhz for ILA
1088
         // 15mhz for DAC SPI
1089
         // 6mhz for graphics generation
1090
         wire clk_104mhz, clk_65mhz, clk_208mhz;
1091
         clk_wiz_0 clockgen(
1092
              .clk_in1(CLK100MHZ),
1093
             .clk_out1(clk_104mhz),
1094
             .clk_out2(clk_65mhz),
1095
             .clk_out3(clk_208mhz),
1096
             .clk_out4(JB[5]),
1097
             .clk_out5(JB[1])
1098
         );
1099
1100
         // INSTANTIATE XVGA SIGNALS (1024x768)
1101
         wire [10:0] hcount;
1102
         wire [9:0] vcount;
1103
         wire hsync, vsync, blank;
1104
         xvga xvga1(
1105
              .vclock(clk_65mhz),
1106
             .hcount(hcount),
1107
             .vcount(vcount),
1108
             .vsync(vsync),
1109
             .hsync(hsync),
1110
             .blank(blank));
1111
1112
1113
1114
         // Initiate 7seg display to show novelty value.
1115
         wire[31:0] display_novelty;
1116
         display_8hex display(
1117
```

```
.clk(clk_65mhz),
1118
              .data(display_novelty),
1119
              .seg(SEG[6:0]),
1120
              .strobe(AN));
1121
         assign SEG[7] = 1;
1122
1123
         // Parametrized debounce module to do all 16 switches and 5 buttons
1124
         wire BTNC_clean, BTNU_clean, BTND_clean, BTNL_clean, BTNR_clean;
1125
         wire [15:0] SW_clean;
1126
         debounce #(.COUNT(21)) db0 (
1127
              .clk(clk_104mhz),
1128
              .reset(1'b0),
1129
              .noisy({SW, BTNC, BTNU, BTND, BTNL, BTNR}),
1130
              .clean({SW_clean, BTNC_clean, BTNU_clean,
1131
                       BTND_clean, BTNL_clean, BTNR_clean})
1132
         );
1133
1134
1135
         // Initiate XADC IP.
1136
         wire [15:0] sample_reg;
1137
         wire eoc, xadc_reset;
1138
         xadc_demo xadc_demo (
1139
              .dclk_in(clk_104mhz),
1140
              .di_in(0),
1141
              .daddr_in(6'h13),
1142
              .den_in(1),
1143
              .dwe_in(0),
1144
              .drdy_out(),
1145
              .do_out(sample_reg),
1146
              .reset_in(xadc_reset),
1147
              .vp_in(0),
1148
              .vn_in(0),
1149
              .vauxp3(AD3P),
1150
              .vauxn3(AD3N),
1151
              .channel_out(),
1152
              .eoc_out(eoc),
1153
              .alarm_out(),
1154
              .eos_out(),
1155
              .busy_out()
1156
         );
1157
         assign xadc_reset = BTNC_clean;
1158
1159
         // INSTANTIATE 64x OVERSAMPLING
1160
         // This outputs 15-bit samples at a 62.5/4kHz sample rate
1161
         // (3 more bits, 1/64 the sample rate)
1162
1163
         wire [14:0] osample64;
1164
         reg [14:0] prev_osample64;
         reg [14:0] prev_prev_osample64;
1165
         wire done_osample64;
1166
         reg prev_done_osample64;
1167
```

```
reg prev_prev_done_osample64;
1168
         oversample64 osamp64_1 (
1169
              .clk(clk_104mhz),
1170
              .sample(sample_reg[15:4]),
1171
              .eoc(eoc),
1172
              .oversample(osample64),
1173
              .done(done_osample64));
1174
1175
         always @ (posedge clk_104mhz) begin
1176
              prev_osample64 <= osample64;</pre>
1177
              prev_prev_osample64 <= prev_osample64;</pre>
1178
              prev_done_osample64 <= done_osample64;</pre>
1179
              prev_prev_done_osample64 <= prev_done_osample64;</pre>
1180
         end
1181
1182
1183
         // Audio buffer FIFO for ~4 second audio delay.
1184
         parameter FIFO_IDLE = 0;
1185
         parameter FIFO_LOAD = 1;
1186
         parameter FIFO_UNLOAD = 2;
1187
         parameter FIFO_CYCLE = 3;
1188
         parameter FIF0_SHIFT = 4;
1189
1190
         reg [3:0] buffer_mode;
1191
         reg [11:0] new_buffer_input;
1192
         wire [11:0] buffer_output;
1193
         wire buffer_full, buffer_empty;
1194
         buffer_controller buffer(
1195
              .clk(clk_104mhz),
1196
              .rst(0),
1197
              .mode(buffer_mode),
1198
              .new_fifo_input(new_buffer_input),
1199
              .fifo_output(buffer_output),
1200
              .fifo_full(buffer_full),
1201
              .fifo_empty(buffer_empty)
1202
         );
1203
1204
         parameter BUFFER_IDLE = 0;
         parameter BUFFER_LOAD = 1;
1206
         parameter BUFFER_UNLOAD = 2;
1207
         reg [1:0] buffer_state = BUFFER_IDLE;
1208
         always @ (posedge clk_104mhz) begin
1209
              case (buffer_state)
1210
1211
                  BUFFER_IDLE: begin
                       if (prev_prev_done_osample64) begin
1212
1213
                           new_buffer_input <= prev_prev_osample64 >> 3;
1214
                           if (buffer_full) begin
1215
                                buffer_state <= BUFFER_UNLOAD;</pre>
                           end
1216
                           else begin
1217
```

```
buffer_state <= BUFFER_LOAD;</pre>
1218
                            end
1219
                        end
1220
                   \verb"end"
1221
                   BUFFER_LOAD: begin
1222
                        buffer_state <= BUFFER_IDLE;</pre>
1223
                   end
1224
                   BUFFER_UNLOAD: begin
1225
                        buffer_state <= BUFFER_LOAD;</pre>
1226
1227
                   end
              endcase
1228
          end
1229
1230
          always @ (*) begin
1231
              case (buffer_state)
1232
                   BUFFER_IDLE: begin
1233
                        buffer_mode = FIF0_IDLE;
1234
1235
                   end
                   BUFFER_LOAD: begin
1236
                        buffer_mode = FIF0_LOAD;
1237
                   end
1238
                   BUFFER_UNLOAD: begin
1239
                        buffer_mode = FIFO_UNLOAD;
1240
1241
                   end
1242
              endcase
          end
1243
1244
          // Output audio FIFO output to DAC over SPI.
1245
          audio_SPI s(
1246
              .clock(JB[5]),
1247
              .audio(buffer_output),
1248
1249
              .cs(JB[6]),
1250
              .s_out(JB[4])
         );
1251
1252
         // Instantiate audio sample block RAM, which stores
1253
          // 4096 16 bit audio samples.
1254
         wire fwe;
1255
         reg [11:0] fhead = 0;
1256
         reg [11:0] prev_fhead;
1257
         reg [11:0] prev_prev_fhead;
1258
         wire [15:0] fdata, fsample, fsample_regular, fsample_hanning;
1259
         wire [11:0] faddr;
1260
         bram_frame bram1 (
1261
1262
              .clka(clk_104mhz),
1263
              .wea(fwe),
1264
              .addra(prev_prev_fhead),
              .dina(fsample),
1265
              .clkb(clk_104mhz),
1266
              .addrb(faddr),
1267
```

```
.doutb(fdata)
1268
         );
1269
1270
         // Instatiate BROM for hanning window coefficients.
1271
         wire [15:0] hanning_value;
1272
         hanning hanning_values(
1273
             .clka(clk_104mhz),
1274
             .ena(1),
1275
             .addra(fhead),
1276
             .douta(hanning_value)
1277
         );
1278
         // SAMPLE FRAME BRAM WRITE PORT SETUP
1280
         always @(posedge clk_104mhz) begin
1281
             // Move the pointer every oversample
1282
             if (done_osample64) fhead <= fhead + 1;</pre>
1283
             prev_fhead <= fhead;</pre>
1284
             prev_prev_fhead <= prev_fhead;</pre>
1285
         end
1286
1287
         // Pad the oversample with zeros to pretend it's 16 bits
1288
         assign fsample_hanning = ({16'b0, prev_prev_osample64, 1'b0}
1289
                                    * {16'b0, hanning_value}) >> 16;
1290
         assign fsample_regular = {prev_prev_osample64, 1'b0};
1291
         assign fsample = SW_clean[3] ? fsample_hanning : fsample_regular;
1292
1293
         // Write only when we finish an oversample
1294
         // (every 104*16 clock cycles)
1295
         assign fwe = prev_prev_done_osample64;
1296
1297
1298
         // SAMPLE FRAME BRAM READ PORT SETUP
         wire vsync_104mhz, vsync_104mhz_pulse;
         synchronize vsync_synchronize(
1300
             .clk(clk_104mhz),
1301
             .in(vsync),
1302
             .out(vsync_104mhz));
1303
1304
         level_to_pulse vsync_ltp(
1305
             .clk(clk_104mhz),
1306
             .level(~vsync_104mhz),
1307
             .pulse(vsync_104mhz_pulse));
1308
1309
         // INSTANTIATE BRAM TO FFT MODULE
1310
         // This module handles the magic of reading sample frames
1311
         // from the BRAM whenever start is asserted, and sending
1312
1313
         // it to the FFT block design over the AXI-stream interface.
1314
         wire collected_frame;
1315
         assign collected_frame = prev_prev_done_osample64
                                 && (& prev_prev_fhead);
1316
1317
```

```
// All these are control lines to the FFT block design
1318
         wire last_missing;
1319
         wire [31:0] frame_tdata;
1320
         wire frame_tlast, frame_tready, frame_tvalid;
1321
         bram_to_fft bram_to_fft_0(
1322
             .clk(clk_104mhz),
1323
             .head(prev_prev_fhead),
1324
             .addr(faddr),
1325
             .data(fdata),
1326
             .start(collected_frame),
1327
             .last_missing(last_missing),
1328
             .frame_tdata(frame_tdata),
             .frame_tlast(frame_tlast),
1330
             .frame_tready(frame_tready),
1331
             .frame_tvalid(frame_tvalid)
1332
        );
1333
1334
         // FFT module, implemented as a block design with
1335
         // a 4096pt, 16bit FFT that outputs in magnitude by
         // doing sqrt(Re^2 + Im^2) on the FFT result.
1337
         11
1338
         // It's fully pipelined, so it streams 4096-wide frames
1339
         // of frequency data as fast as you stream in 4096-wide
1340
         // frames of time-domain samples.
1341
1342
         // FFT magnitude for the current index
1343
         wire [23:0] magnitude_tdata;
1344
1345
         // Current index being output, from 0 to 4096
1346
         wire [11:0] magnitude_tuser;
1347
1348
         // Adjusts the scaling of the FFT
1349
         wire [11:0] scale_factor;
1350
         wire magnitude_tlast, magnitude_tvalid;
1351
         fft_mag fft_mag_i(
1352
             .clk(clk_104mhz),
1353
             .event_tlast_missing(last_missing),
1354
             .frame_tdata(frame_tdata),
1355
             .frame_tlast(frame_tlast),
1356
             .frame_tready(frame_tready),
1357
             .frame_tvalid(frame_tvalid),
1358
             .scaling(SW_clean[15:4]),
1359
             .magnitude_tdata(magnitude_tdata),
1360
             .magnitude_tlast(magnitude_tlast),
1361
             .magnitude_tuser(magnitude_tuser),
1362
1363
             .magnitude_tvalid(magnitude_tvalid));
1364
1365
         // Only care about the range from index 0 to 1023,
         // which represents frequencies 0 to omega/2
1366
         // where omega is the nyquist frequency (sample rate / 2)
1367
```

```
wire in_range = ~|magnitude_tuser[11:10];
1368
1369
         // Instantiate 16x1024 bram for storing histogram data.
1370
         wire [9:0] haddr; // The read port address
1371
         wire [15:0] hdata; // The read port data
1372
         bram_fft bram2 (
1373
             .clka(clk_104mhz),
1374
             // Only save if in range and valid
1375
              .wea(in_range & magnitude_tvalid),
1376
              .addra(magnitude_tuser[9:0]),
1377
              .dina(magnitude_tdata[15:0]),
1378
              .clkb(clk_65mhz),
              .addrb(haddr),
1380
              .doutb(hdata)
1381
         );
1382
1383
1384
         // Histogram generation modules for chromagram and
1385
         // spectrogram, switchable by switch 2.
1386
         wire [2:0] hist_pixel;
1387
         wire [2:0] chroma_pixel;
1388
         wire [2:0] spec_pixel;
1389
         wire [1:0] hist_range;
1390
         wire [12*16-1:0] chroma;
1391
         chroma_histogram chroma_histogram(
1393
              .clk(clk_65mhz),
1394
              .hcount(hcount),
1395
              .vcount(vcount),
1396
              .blank(blank),
1397
              .chroma(chroma),
1398
              .pixel(chroma_pixel)
         );
1400
1401
         spectro_histogram histo(
1402
              .clk(clk_65mhz),
1403
             .hcount(hcount),
1404
              .vcount(vcount),
1405
              .blank(blank),
1406
              .range(SW_clean[1:0]),
1407
              .vaddr(haddr),
1408
              .vdata(hdata),
1409
              .pixel(spec_pixel)
1410
1411
         );
1412
1413
         // Switch display to chroma or spectro.
1414
         assign hist_pixel = SW_clean[2] ? chroma_pixel : spec_pixel;
1415
         // Chroma calculation hookup.
1416
         wire chroma_done;
1417
```

```
chroma_calculator chroma_calc1(
1418
              .clk(clk_104mhz),
1419
              .valid_sample(magnitude_tvalid),
1420
              .new_sample_addr(magnitude_tuser),
1421
              .new_sample_data(magnitude_tdata[15:0]),
1422
              .last_sample(magnitude_tlast),
1423
              .chroma(chroma),
1424
              .done(chroma_done)
1425
         );
1426
1427
         // Structual novelty calculator module hookup.
1428
         wire peak_done, peak;
         novelty_calc nov(
1430
              .clk(clk_104mhz),
1431
              .rst(BTNC_clean),
1432
              .new_chroma(chroma),
1433
              .chroma_done(chroma_done),
1434
              .done(peak_done),
1435
1436
              .peak(peak)
1437
         );
1438
         // Flip LED and change scene on keak.
1439
         reg led_reg = 0;
1440
         reg [SCENE_BITS-1:0] scene;
1441
         always @ (posedge clk_104mhz) begin
1443
              if (peak && peak_done) begin
1444
                  led_reg <= ~ led_reg;</pre>
1445
                  scene <= scene + 1;</pre>
1446
              end
1447
         end assign LED16_B = led_reg;
1448
1449
1450
         // Interpolator and galvo DAC output.
1451
         wire [11:0] x, y;
1452
         wire laser_on;
1453
1454
         laser_SPI sc(.clock(JB[1]),
1455
                 .x(x),
1456
                 .y(y),
1457
                 .cs(JB[2]),
1458
                 .s_out(JB[0])
1459
         );
1460
1461
        interpolator i(
1463
            .clk(JB[1]),
1464
             .scene(scene),
1465
             .x(x),
             .y(y),
1466
             .laser_on(laser_on)
1467
```

```
);
1468
1469
        assign JB[3] = !laser_on;
1470
1471
1472
         // VGA OUTPUT
1473
         // Histogram has two pipeline stages so we'll
1474
         // pipeline the hs and vs accordingly
1475
         reg [1:0] hsync_delay;
1476
         reg [1:0] vsync_delay;
1477
         reg hsync_out, vsync_out;
1478
         always @(posedge clk_65mhz) begin
             {hsync_out, hsync_delay} <= {hsync_delay, hsync};
1480
             {vsync_out, vsync_delay} <= {vsync_delay, vsync};</pre>
1481
         end
1482
         assign VGA_R = {4{hist_pixel[0]}};
1483
         assign VGA_G = {4{hist_pixel[1]}};
1484
         assign VGA_B = {4{hist_pixel[2]}};
1485
         assign VGA_HS = hsync_out;
1486
         assign VGA_VS = vsync_out;
1487
1488
1489
    endmodule
1490
1491
    // Below are helper modules written by 6.111
    // course staff or Mitchell Gu.
1494
    // BRAM to FFT interfacer, written by Mitchell Gu.
1495
    module bram_to_fft(
1496
         input wire clk,
1497
         input wire [11:0] head,
1498
         output reg [11:0] addr,
1499
         input wire [15:0] data,
1500
         input wire start,
1501
         input wire last_missing,
1502
         output reg [31:0] frame_tdata,
1503
         output reg frame_tlast,
1504
         input wire frame_tready,
1505
         output reg frame_tvalid
1506
1507
1508
         // Get a signed version of the sample by subtracting half the max
1509
         wire signed [15:0] data_signed = {1'b0, data} - (1 << 15);
1510
1511
1512
         // SENDING LOGIC
1513
         // Once our oversampling is done,
1514
         // Start at the frame bram head and send all 4096 buckets of bram.
1515
         // Hopefully every time this happens, the FFT core is ready
         reg sending = 0;
1516
         reg [11:0] send_count = 0;
1517
```

```
1518
          always @(posedge clk) begin
1519
              frame_tvalid <= 0; // Normally do not send</pre>
1520
              frame_tlast <= 0; // Normally not the end of a frame</pre>
1521
              if (!sending) begin
1522
                   if (start) begin // When a new sample shifts in
1523
                        addr <= head; // Start reading at the new head
1524
                        send_count <= 0; // Reset send_count</pre>
1525
                        sending <= 1; // Advance to next state</pre>
1526
1527
                   end
              \quad \texttt{end} \quad
1528
              else begin
1529
                   if (last_missing) begin
1530
                        // If core thought the frame ended
1531
                        sending <= 0; // reset to state 0</pre>
1532
                   end
1533
                   else begin
1534
                        frame_tdata <= {16'b0, data_signed};</pre>
1535
                        frame_tvalid <= 1; // Signal to fft a sample is ready</pre>
1536
                        if (frame_tready) begin // If the fft module was ready
1537
                             addr <= addr + 1; // Switch to read next sample
1538
                             send_count <= send_count + 1; // increment send_count</pre>
1539
                        end
1540
                        if (&send_count) begin
1541
                             // We're at last sample
1542
                             frame_tlast <= 1; // Tell the core</pre>
1543
                             if (frame_tready) sending <= 0; // Reset to state 0</pre>
1544
                        end
1545
                   end
1546
              end
1547
         \verb"end"
1548
     end
1549
1550
    module debounce #(parameter DELAY=1000000, parameter COUNT=1) (
1551
          input wire clk,
1552
          input wire reset,
1553
          input wire [COUNT-1:0] noisy,
1554
          output reg [COUNT-1:0] clean);
1556
          genvar i;
1557
          generate
1558
              for (i = 0; i < COUNT; i = i + 1) begin</pre>
1559
                   reg [19:0] count;
1560
1561
                   reg new;
1562
1563
                   always @(posedge clk) begin
                        if (reset) begin
1564
                             count <= 0;
1565
                             new <= noisy[i];</pre>
1566
                             clean[i] <= noisy[i];</pre>
1567
```

```
end
1568
                        else if (noisy[i] != new) begin
1569
                            new <= noisy[i];</pre>
1570
                            count <= 0;
1571
1572
                        end
                        else if (count == DELAY)
1573
                            clean[i] <= new;</pre>
1574
1575
                            count <= count+1;</pre>
1576
                   end
1577
              \quad \texttt{end} \quad
1578
         endgenerate
1580
     endmodule
1581
1582
    module level_to_pulse (
1583
         input wire clk,
1584
         input wire level,
1585
         output wire pulse);
1586
1587
         reg last_level;
1588
         always @(posedge clk) begin
1589
              last_level <= level;</pre>
1590
         end
1591
         assign pulse = level & ~last_level;
1592
1593
     endmodule
1594
1595
    module display_8hex(
1596
         input wire clk,
                                               // system clock
1597
         input wire [31:0] data,
                                               // 8 hex numbers, msb first
1598
         output reg [6:0] seg,
                                         // seven segment display output
1599
         output reg [7:0] strobe
                                         // digit strobe
1600
1601
         );
1602
         localparam bits = 13;
1603
1604
         reg [bits:0] counter = 0; // clear on power up
1605
1606
         wire [6:0] segments[15:0]; // 16 7 bit memorys
1607
         assign segments[0]
                                = 7'b100_0000;
1608
                                = 7'b111_1001;
         assign segments[1]
1609
         assign segments[2]
                                 = 7, b010_0100;
1610
         assign segments[3]
                                 = 7'b011_0000;
1611
1612
         assign segments[4]
                                 = 7'b001_1001;
                                 = 7,b001_0010;
1613
         assign segments[5]
1614
         assign segments[6]
                                 = 7, b000_010;
                                 = 7, b111_1000;
1615
         assign segments[7]
                                 = 7,b000_0000;
         assign segments[8]
1616
         assign segments[9]
                                 = 7, b001_1000;
1617
```

```
assign segments[10] = 7'b000_1000;
1618
         assign segments[11] = 7'b000_0011;
1619
         assign segments[12] = 7'b010_0111;
1620
         assign segments[13] = 7'b010_0001;
1621
         assign segments[14] = 7'b000_0110;
1622
         assign segments[15] = 7'b000_1110;
1623
1624
         always @(posedge clk) begin
1625
              counter <= counter + 1;</pre>
1626
              case (counter[bits:bits-2])
1627
                   3'b000: begin
1628
                        seg <= segments[data[31:28]];</pre>
1629
                        strobe <= 8'b0111_1111 ;
1630
                   end
1631
                   3'b001: begin
1632
                        seg <= segments[data[27:24]];</pre>
1633
                        strobe <= 8'b1011_1111 ;
1634
                   end
1635
                   3'b010: begin
1636
                        seg <= segments[data[23:20]];</pre>
1637
                        strobe <= 8'b1101_1111 ;
1638
                   end
1639
                   3'b011: begin
1640
                        seg <= segments[data[19:16]];</pre>
1641
                        strobe <= 8'b1110_1111;
1642
                   end
1643
                   3'b100: begin
1644
                        seg <= segments[data[15:12]];</pre>
1645
                        strobe <= 8'b1111_0111;
1646
                   end
1647
                   3'b101: begin
1648
                        seg <= segments[data[11:8]];</pre>
                        strobe <= 8'b1111_1011;
1650
                   end
1651
                   3'b110: begin
1652
                        seg <= segments[data[7:4]];</pre>
1653
                        strobe <= 8'b1111_1101;
1654
1655
                   end
                   3'b111: begin
1656
                        seg <= segments[data[3:0]];</pre>
1657
                        strobe <= 8'b1111_1110;
1658
                   end
1659
             endcase
1660
         end
1661
1662
     endmodule
1663
1664
    module xvga(
1665
         input wire vclock,
         output reg [10:0] hcount,
                                            // pixel number on current line
1666
         output reg [9:0] vcount,
                                            // line number
1667
```

```
output reg vsync, hsync, blank);
1668
1669
         // horizontal: 1344 pixels total
1670
         // display 1024 pixels per line
1671
         reg hblank, vblank;
1672
         wire hsyncon, hsyncoff, hreset, hblankon;
1673
         assign hblankon = (hcount == 1023);
1674
         assign hsyncon = (hcount == 1047);
1675
         assign hsyncoff = (hcount == 1183);
1676
         assign hreset = (hcount == 1343);
1677
1678
         // vertical: 806 lines total
         // display 768 lines
1680
         wire vsyncon, vsyncoff, vreset, vblankon;
1681
         assign vblankon = hreset & (vcount == 767);
1682
         assign vsyncon = hreset & (vcount == 776);
1683
         assign vsyncoff = hreset & (vcount == 782);
1684
         assign vreset = hreset & (vcount == 805);
1685
1686
         // sync and blanking
1687
         wire next_hblank,next_vblank;
1688
         assign next_hblank = hreset ? 0 : hblankon ? 1 : hblank;
1689
         assign next_vblank = vreset ? 0 : vblankon ? 1 : vblank;
1690
         always @(posedge vclock) begin
1691
              hcount <= hreset ? 0 : hcount + 1;
             hblank <= next_hblank;
1693
             hsync <= hsyncon ? 0 : hsyncoff ? 1 : hsync; // active low</pre>
1694
1695
              vcount <= hreset ? (vreset ? 0 : vcount + 1) : vcount;</pre>
1696
              vblank <= next_vblank;</pre>
1697
              vsync <= vsyncon ? 0 : vsyncoff ? 1 : vsync; // active low</pre>
1698
1699
             blank <= next_vblank | (next_hblank & ~hreset);</pre>
1700
         end
1701
    endmodule
1702
1703
    module oversample64(
1704
         input wire clk,
1705
         input wire [11:0] sample,
1706
         input wire eoc,
1707
         output reg [14:0] oversample,
1708
         output reg done
1709
1710
         );
1711
         reg [5:0] counter = 0;
1712
1713
         reg [17:0] accumulator = 0;
1714
         always @(posedge clk) begin
1715
              done \leq 0:
1716
              if (eoc) begin
1717
```

```
// Conversion has ended and we can read a new sample
1718
                  if (&counter) begin // If counter is full (64 accumulated)
1719
                       // Get final total, divide by 8 with (very limited) rounding.
1720
                       oversample <= (accumulator + sample + 3'b100) >> 3;
1721
                       done <= 1;
1722
                       // Reset accumulator
                       accumulator <= 0;</pre>
1724
                  end
1725
                  else begin
1726
                       // Else add to accumulator as usual
1727
                       accumulator <= accumulator + sample;</pre>
1728
                       done <= 0;
1729
                  end
1730
                  counter <= counter + 1;</pre>
1731
              end
1732
         end
1733
    endmodule
1734
```

B Project Python

```
import random, math, scipy, potrace
   import numpy as np
   import matplotlib.pyplot as plt
   import matplotlib.path as mpath
   import matplotlib.patches as mpatches
  from tqdm import tqdm
  from PIL import Image
   from potrace import Curve
10
   # Convert an image to a black and white 2d array (or list for gifs).
11
   def get_bw_file(filename, ratio=128):
12
       img = Image.open(filename)
13
14
       def handle_frame(frame):
15
           new_data = np.array(frame.getdata(), dtype=np.uint8)
16
           new_data = np.resize(new_data, (img.size[1], img.size[0]))
17
18
           new_data[new_data<ratio] = 0</pre>
19
           new_data[new_data>=ratio] = 1
20
21
           return np.pad(
               new_data,
                ((5, 5), (5, 5)),
24
                'constant',
25
                constant_values=(1,)
26
           )
27
       if img.is_animated:
```

```
frames = []
30
           for frame in range(0,img.n_frames):
31
                img.seek(frame)
32
                frames.append(handle_frame(img.convert('L')))
33
            return frames
       else:
36
           return handle_frame(img.convert('L'))
37
38
39
   # Helper function to generate straight line bezier curves.
   def straight_line_to_bezier(start, end):
41
       c1 = tuple(0.666*s + 0.333*e for s,e in zip(start,end))
       c2 = tuple(0.333*s + 0.666*e for s,e in zip(start,end))
43
44
       return (start, c1, c2, end)
45
46
47
   def greedy_path(lines, rand=False):
48
       # Greedy pathing: start at an unconnected segment.
49
       # It has a source and a sink. Choose the closest source or
50
       # sink, and connect. Repeat.
51
52
       # Distance between two points in 2d
       def dist(a, b):
           return math.sqrt((a[0]-b[0])**2 + (a[1]-b[1])**2)
56
       # Calculate the min distance between two paths.
57
       def calc_distance(a, b):
58
           return min(
59
                dist(a[0][0],b[0][0]),
60
                dist(a[0][0],b[-1][-2]),
                dist(a[-1][-2], b[-1][-2]),
62
                dist(a[-1][-2],b[0][0])
63
           )
64
65
       # Connect two paths, with freedom to reverse them.
66
       def connect(a, b):
           d = calc_distance(a,b)
68
69
            reverse = lambda x: [
70
                tuple(reversed(k[:-1]))+(k[-1],)
71
                for k in reversed(x)
72
           1
73
           if d == dist(a[0][0],b[0][0]):
76
                return reverse(a) + [straight_line_to_bezier(
77
                    a[0][0],
                    р[0][0]
78
                )+(False,)] + b
79
```

```
80
             elif d == dist(a[0][0],b[-1][-2]):
81
                 return b + [straight_line_to_bezier(
82
                      b[-1][-2],
83
                      a[0][0]
                 )+(False,)] + a
86
             elif d == dist(a[-1][-2], b[0][0]):
87
                 return a + [straight_line_to_bezier(
88
                      a[-1][-2],
89
                      b[0][0]
90
                 )+(False,)] + b
91
92
             else:
93
                 return a + [straight_line_to_bezier(
94
                      a[-1][-2],
95
                      b[-1][-2]
96
                 )+(False,)] + reverse(b)
97
        lines = lines[:]
99
        for _ in range(len(lines)-1):
100
             min_d = 9999999999
101
             min_path = None
102
103
             focus = random.randrange(len(lines)) if rand else 0
104
105
             for other_path in lines:
106
                 if other_path == lines[focus]:
107
                      continue
108
109
                 d = calc_distance(lines[focus], other_path)
110
                 if d < min_d:</pre>
111
                      min_d = d
112
                      min_path = other_path
113
114
             lines[focus] = connect(lines[focus], min_path)
115
             lines.remove(min_path)
116
117
        if len(lines) > 0:
118
             lines[0] = lines[0] + [straight_line_to_bezier(
119
                 lines[0][-1][-2],
120
                 lines[0][0][0]
121
             )+(False,)]
122
123
124
             return lines[0]
126
        return []
127
128
   # Generate bezier curves and connect them from a BW image.
129
```

```
def generate_bezier_curves(image, scale=False, skip=0):
130
        # Create a bitmap from the array
131
        bmp = potrace.Bitmap(image)
132
133
        # Trace the bitmap to a path
134
        path = bmp.trace()
135
136
        objects = []
137
138
        # Generate initial list for each objects
139
        for i, curve in enumerate(path):
             if i <= skip: continue</pre>
141
142
             curves = []
143
144
             p0 = curve.start_point
145
             for seg in curve:
146
                 if not seg.is_corner:
147
                      # Is a bezier curve
148
                      curves.append((p0, seg.c1, seg.c2, seg.end_point, True))
149
                 else:
150
                      # Is a corner, convert to two begier curves (we hacky af)
151
                      curves.append(
152
                          straight_line_to_bezier(p0, seg.c) + (True, )
153
154
155
                      curves.append(
156
                          straight_line_to_bezier(seg.c, seg.end_point) + (True,)
157
158
159
                 p0 = seg.end_point
160
161
             objects.append(curves)
162
163
        path = greedy_path(objects, rand=True)
164
165
        # Get the maximum coordinate, and scale everything
166
        # such that it equals ~3300.
167
        b = 3300.0/max(
168
             max(max(c) for c in curve[:-1])
169
             for curve in path
170
        )
171
172
        scaled = [
173
             tuple(
174
175
                 (b*x,b*y) for x,y in curve[:-1]
             ) + (curve[-1],) for curve in path
176
177
178
        return scaled
179
```

```
180
181
    # Plot a set of bezier curves with matplotlib.
182
    def plot_bezier_curves(curves):
183
        codes = [
184
             mpath.Path.MOVETO,
185
             mpath.Path.CURVE4,
186
            mpath.Path.CURVE4,
187
             mpath.Path.CURVE4
188
        1
189
190
        fig = plt.figure()
191
        ax = fig.add_subplot(111)
192
        for v in curves:
193
             if not v[-1]: continue
194
195
             patch = mpatches.PathPatch(
196
                 mpath.Path(list(reversed(v[:-1])),codes),
197
                 facecolor='none',
198
                 lw=2, edgecolor=np.random.rand(3,)
199
200
201
             ax.add_patch(patch)
202
203
        ax.set_xlim(0, 4096)
        ax.set_ylim(0, 4096)
205
206
        plt.show()
207
208
    # Convert a bezier curve to a .coe row.
    def bezier_to_binary(curve):
211
212
        flattened = (int(round(e)) for t in curve[:-1] for e in t)
213
        return "".join(
214
             "{0:{fill}12b}".format(k, fill='0')
215
            for k in flattened
216
        ) + ('1' if curve[-1] else '0')
217
218
219
    # Output a set of bezier curves to a .coe file.
220
    def bezier_to_coe(scenes, filename):
221
        instruction_select_bits = int(math.ceil(math.log(
222
             max(max(len(frame) for frame in s) for s in scenes)
223
224
        )/math.log(2)))
225
226
        frame_select_bits = int(math.ceil(math.log(
             max(len(s) for s in scenes)
227
        )/math.log(2)))
228
229
```

```
scene_select_bits = int(math.ceil(math.log(len(scenes))/math.log(2)))
230
231
        total_size = instruction_select_bits+frame_select_bits+scene_select_bits
232
233
        234
        print "Scene_select_bits:", scene_select_bits
235
        print "Frame_select_bits:", frame_select_bits
236
        print "Inst_select_bits:", instruction_select_bits
237
238
        buff = "memory_initialization_radix=2;\nmemory_initialization_vector=\n"
239
240
        print "Writing □ COE □ file □ now..."
241
242
        # Iterate over every entry in our address space.
243
        for i in tqdm(range(2**total_size)):
244
            s = i >> (total_size - scene_select_bits)
245
246
            f = (i >> (instruction_select_bits)) % 2**(frame_select_bits)
247
248
            ins = i % 2**(instruction_select_bits)
249
250
            scene = scenes[min(s, len(scenes)-1)]
251
            frame = scene[f % len(scene)]
252
            instruction = frame[ins % len(frame)]
255
            buff += bezier_to_binary(instruction) \
256
                  + ("," if i != (2**total_size)-1 else ";") + "\n"
257
258
        with open(filename, 'w') as f:
259
            f.write(buff)
260
261
262
   # Slice a bezier curve into two at fraction t.
263
   def slice_bezier(points, t):
264
        x1, y1 = points[0]
265
        x2, y2 = points[1]
266
        x3, y3 = points[2]
        x4, y4 = points[3]
268
269
        x12 = (x2-x1)*t+x1
270
        y12 = (y2-y1)*t+y1
271
272
        x23 = (x3-x2)*t+x2
273
        y23 = (y3-y2)*t+y2
274
275
276
        x34 = (x4-x3)*t+x3
277
        y34 = (y4-y3)*t+y3
278
        x123 = (x23-x12)*t+x12
279
```

```
y123 = (y23-y12)*t+y12
280
281
        x234 = (x34-x23)*t+x23
282
        y234 = (y34-y23)*t+y23
283
284
        x1234 = (x234 - x123)*t + x123
285
        y1234 = (y234 - y123)*t+y123
286
287
        return (
288
             ((x1,y1),(x12,y12),(x123,y123),(x1234,y1234), points[-1]),
289
             ((x1234,y1234),(x234,y234),(x34,y34),(x4,y4), points[-1])
        )
291
292
293
    # Numerically compute the length of a bezier curve. Turns out doing this
294
    \mbox{\tt\#} "prettier ways" is hard af.
295
    def bezier_length(curve):
        # Split curve into 1000 points, and find their sum distance
297
298
        return sum(
299
             sum((first[k] - second[k])**2 for k in (0,1))
300
             for first, second in (lambda x: zip(x,x[1:]))([
301
                 tuple(
302
                      (1-t)**3 * c[0] + 3*t*(1-t)**2 * c[1] +
                     3 * t**2 * (1-t) * c[2] + t**3 * c[3]
304
                     for c in zip(*curve[:-1])
305
                 ) for t in np.linspace(0,1,1000)
306
            ])
307
        )
308
309
310
    # Expand a set of bezier curves such that they are a power of two
    # by splitting the largest curves in half.
312
    def expand_bezier(curves):
313
        target = int(2**math.ceil(math.log(len(curves))/math.log(2)))
314
315
        c = {curve: bezier_length(curve) for curve in curves}
316
        for _ in range(target-len(curves)):
317
             # Pick the biggest curve, and split it down the middle.
318
319
            max_curve, max_len, max_index = None, -1, -1
320
321
            for i, curve in enumerate(curves):
322
                 1 = c[curve]
323
325
                 if 1 > max_len:
326
                     max_len = 1
327
                     max_curve = curve
328
                     max_index = i
329
```

```
330
             first, second = slice_bezier(max_curve, 0.5)
331
             curves[max_index] = first
332
             curves.insert(max_index+1, second)
333
            c[first] = c[second] = 1/2
335
336
        return curves
337
338
339
    # Apply the entire processing pipeline to a single gif.
    def process_gif(filename,
341
                     down_sample=1,
342
                     skip=0,
343
                     get_first=False,
344
                     pad=0,
345
                     ratio=128):
346
347
        print "Getting images from", filename
348
        imgs = get_bw_file(filename, ratio=ratio)
349
350
351
        imgs = [imgs[0]] if get_first else [
352
             imgs[i] for i in range(0,len(imgs),down_sample)
        1
355
        imgs = imgs[pad:0-pad-1] + ([imgs[-1]] if pad == 0 else [])
356
357
        print "Processing initial bezier curves..."
358
        frames = [generate_bezier_curves(x,scale=True,skip=skip) for x in imgs]
359
360
        print "Expanding bezier curves..."
361
        frames = [expand_bezier(x) for x in frames]
362
363
        instruction_select_bits = int(math.ceil(math.log(
364
            max(len(f) for f in frames)
365
        )/math.log(2)))
366
        frame_select_bits = int(math.ceil(math.log(len(frames))/math.log(2)))
368
369
        return frames
370
371
372
    # The final COE used during our checkoff + video.
373
    saved = [
375
        process_gif('macaroni.gif'),
        process_gif('pear.gif', skip=1),
376
        process_gif('square.gif',down_sample=3),
377
        process_gif('dots.gif',skip=1,down_sample=3)
378
   ٦
379
```

```
380
381 bezier_to_coe(saved, "rom.coe")
```