
Sebastian Bartlett, Josh Noel Professors Hom, Steinmeyer MIT 6.111, Fall 2018

FPGA Neural Network



1. Abstract

This project implemented a neural network calculation system on an FPGA using FSM structures. For complex networks this is a difficult computational task in itself with a significant amount of ongoing research. However, interesting usage applications can be solved on smaller network topologies. We achieved our core goal by interfacing this structure with a computer via USB-UART, where it was used to compute the propagation values for an artificial neural network

2. Symbol Key

T: Maximum number of multiplication operations per layer calculation step

M: Bit width of weights

N: Bit width of inputs

I, W: Maximum number of nodes per layer

D: Network depth (number of layers)

P: Parallelism. For a given layer, this is the maximum number of nodes whose output can be computed in a single timestep.

Timestep: When referring to timesteps or steps in reference to the Layer Controller and Layer Computation modules we specifically mean the time required to calculate a single set of node outputs.

For our particular implementation:

T = 740 (DSP slices in Nexys Video board)

M = 24 bits

N = 16 bits


I, W = 24 neurons

D = Runtime dependent [layers] (on network structure given from pc controller)

P = I neurons (entire layer computed simultaneously)

From these values many other necessary constants can be derived as described in the master_params.vh verilog header. For example $PARAM_I_M1 = (I+1)*M$ which defines the number of weight and threshold bits needed per node. This is the case because every node has a weight for all nodes in the previous layer. In addition every node has a single threshold value of width M.

3. Implementation




The above diagram depicts a high-level overview of the implemented design. In the following sections we will detail the high-level FSM the design implements. We will then provide detailed functional descriptions of each module. This will be followed by a discussion of

our visualization and testing frameworks along with a performance analysis of our final implementation.

3.1. State Machine

Forward Propogation FSM



The diagram above describes the implemented FSM which computes the outputs of a multi-layer network on the FPGA. We begin in the <code>weight_transfer</code> communication state. In this state the weights for the entire neural network (in this case a single layer) are sent across the USB-UART interface from the PC to the FPGA Communication Controller module. The FPGA then stores these weights through the Memory Controller module. Along with these weights additional network topology information is sent. This currently includes the layer's parallelism, "P", and maximum node index.

Once all network information is transferred successfully, we enter the <code>input_transfer</code> state. In this state the network input layer values are sent to the FPGA via the UART interface in a similar fashion to the weights. These inputs are then stored in the Input Pool module as opposed to the Memory Controller module.

When all values for the input layer have been transferred, we begin the <code>network_compute</code> step. This state contains the bulk of our logic and computation. The parallelism "P", discussed earlier, defines the number of nodes that can be computed in parallel for a given layer. In order to perform parallel computation of the forward propagation values for a given set of active nodes, the Layer Controller module reads in the appropriate inputs from the Input Pool and weights from the Memory Controller, and forwards these values to the Layer Computation module. The number of nodes that can be computed in parallel "P" is given by the expression T / I, where T represents the total number of DSP multipliers, and I represents the number of inputs to any given node in the layer. After this computation is complete, the outputs are written to the output pool. When multiple layers are being computed we signal a transfer from the output pool to input pool and computation restarts. When all final layer outputs are in the output pool, the layer controller signals a transition to the <code>output transfer</code> state.

In the *output_transfer* state, the communication module reads the layer's outputs from the output pool, and sends them to the PC as described in the protocol section. Upon reception of all output data the *pc_controller* can begin using the outputs received.

3.2. Communication Protocol (Josh)

3.2.1. Overview


In order to perform inference on the FPGA we must have the ability to transfer data between the Host PC and FPGA. A common protocol is shared between the PC and FPGA in order to encode all the necessary data. Specifically, we have a process running on a computer that feeds network topology information, including weights, and network inputs to the FPGA. This process is referred to as the *pc_controller*. On the FPGA side the *communication_module* receives this information and decodes it for use. The module also handles the transfer of network outputs back to the PC.

Our serial communication protocol has two actors: a sender and a receiver. For the weight_transfer and input_transfer states, pc_controller is the sender and the communication_module is the receiver. The roles are reversed in the output_transfer state.

3.2.2. Packet Streams

The protocol itself is defined as follows. All data is sent as a packet stream. A stream is defined to be 1 header packet and 9 data packets where a packet is a single byte. This stream abstraction allows for data to be sent in indepent chunks, and any data that would span multiple chunks is sent across multiple packet streams. Note that any leftover space in a packet stream after data insertion is zero-padded. The decision to make the packet stream 10 packets or 80 bits is that it aligns well with out weight bit-width of 24 bits and input/output bit-width of 16 bits. Excluding the header, there are 72 data bits per stream. This means that a single stream can contain 3 weight values with no wasted space or overflow. For inputs there is an overflow of 8 bits per stream (72 data bits % 16 bit input/outputs = 8 bits). This slight overlap does not add much complexity to input encoding as all data can still be handled on a byte-level granularity.

Packet Stream Header



Header packets contain metadata for the packet stream as a whole. The first 2 bits specify the mode for the following data packets. The supported modes are, *weight, input, output,* and *debug.* The next bit is whether CRC data for the stream should be expected immediately after the stream ends¹. The final 5 bits may contain additional metadata dependent on the mode of the stream.

Mode 0 is weight transfer mode, which indicates the data packets are weight packets. The mode dependent header data is the layer id of the weights. Note that the communication protocol for weight transfer contains additional requirements so network metadata can be sent as data packets. Specifically, in the first packet stream for each layer (i.e. whenever the layer id portion of the weight header changes), the first 6 data packets must be the parallelism and maximum node id for the layer respectively. Note that 3 data packets per information is 24-bits the same width as a weight. This ensures that no special encode or decode logic must exist to locate this data within a stream, however the *pc_controller* and *communication_module* must know to treat the first two "weights" for each layer specially. In addition the first actual weight for every node is the node's threshold rather than a weight connecting it to the previous layer.

Mode 1 is input transfer mode and mode 2 is output transfer mode. These types contain the same data, however in input transfer mode data flows from *pc_controller* to *communication_module* and in the opposite direction in output transfer mode. In this mode the dependent data is just zeroed. The input packets flow PC to FPGA and output packets from FPGA to PC.

Mode 3 is debug mode, indicating debug packets which are used to transfer debug data from FPGA to PC. In this mode the dependent data is an error code. Different error codes define different interpretations of the debug data packets.

As described in annotation 1, crc check is currently disabled, however this the protocol still defines its use as follows. If CRC_EN=1 every packet stream will be followed by a corresponding CRC bit sequence. This sequence will be checked on the receiver by recalculating the CRC of the concatenation [packet_stream, CRC]. If this does not yield 0 an ERROR header packet is sent. Otherwise a SUCCESS packet is sent (All 0 bits). Note that this means communication with CRC_EN=1 is necessarily two-way as confirm messages must be sent from

¹ Note that the CRC_EN bit is always disabled in our current implementation as we did not encounter any errors during data transfer. However, the bit was left as it allows for easy extension in the future if some error correction must be implemented.

the receiver after every packet stream from the sender. Note that an LED on the FPGA is lit if any CRC error is detected or error packet received. If any error packet is received by the sender, it restarts transmission of the current state from the beginning.

3.3. Communication Module (FPGA)

This module will implement the FPGA end of the communication protocol described above. The input will be the TXD port (C4) of the FTDI FT232R USB-UART bridge. The output is the RXD port (D4). This module will operate at 115,200 baud. Note that the FT232R bridge is rated for up to 12MBaud, but we used a lower baud rate to simplify debugging as well as to better demonstrate the performance implications of a high communication overhead. These implications will be discussed further in section 7.

The implementation is similar to Lab 2B and Lab 5C. For this reason the uart interface was abstracted away in the modules $uart_rx$ and $uart_tx$ for receiving and transmission respectively. $uart_rx$ was Sebastian's Lab5C module modified to buffer an entire packet stream before sending it for decode. $uart_tx$ was based on lab2b, but it takes in a packet stream and transmits at the necessary baudrate. Note that the 16x supersample clock generator was also abstracted into the $uart_tx$ module. The $communication_tx$ module itself handles the decoding and encoding of packet streams for the previously described uart interfaces.

For decoding weight streams, every 3 data packets are combined to form a single 24-bit weight. The current layer_id is extracted from the header and also output from this module. The module must keep some state regarding the last layer received in order to decode the network metadata described in the communication protocol section. If it detects that it has received the first packet stream for a new layer, it will treat the first two weights as the layer's parallelism and maximum node id respectively. These values are stored into output registers and sent to the parallelism_pool and max_node_id_pool. Note that the fact the first weight per node is a threshold is completely ignored by the communication module to cut down on complexity. It simply assumes every node has I+I weights. Once all weights for a single node are received the communication module asserts a signal that the weight buffer is full. This signal is handled by the memory controller as described in section 3.4. This process continues as long as weight packets are received.

Input decoding is much simpler than weight decoding. Even though a single input may span multiple packet streams, all streams are buffered contiguously in the ordered received. This places the split input bytes consecutively. The communication module expects *I* inputs, so once it receives this many it asserts to the input pool that it should read the input buffer.

Note than sending an invalid number of weight or input bits such that it only partially fills the communication module weight or input buffer is disallowed by the communication protocol.

Once a debug packet with all 0 data packets is received, the communication module asserts that transfer in is completed and the layer controller begins working.

This module will also handle the sending of output data from the FPGA to the computer once the *layer_controller* asserts that the last layer's outputs are in the output pool. These outputs will be read from the output pool, translated to packet streams, and each stream is then sent through *uart tx*.

The main lesson learned through this project is in regards to this module. As I was testing communication it would have been very useful to create a test that combined only this module with the memory controller and input pool, and then used this test actually integrated with the

computer. I wrote a test similar to this clsoer to the end of the project that would simply send back to the computer the weights or inputs it had received. This tests not only the communication and decoding aspect, but also it's interaction with the elements it needs to store persistent data to. This exposed a couple of bugs that would have been nice to find much earlier in the process. My main takeaway from this experience is to begin testing modules closer to the the environment they will be used in as soon as possible rather than relying on tests in isolation to prove correctness of the system as a whole.

3.4. Memory Controller (Josh)

As we have defined our maximum network width and depth we can derive how much memory is needed for the storage of weights. As described in the symbol key, we have a maximum network width of 24 and depth of 4. Every node has 24 weights + 1 threshold worth of bits to store through the memory controller. Multiplying all of this by a weight width of 24-bits yields:

24weightwidth * (24netwidth * 4netdepth * (24netwidth + 1threshold)) = 57,600 bits

The Nexys Video has 13 MBits of fast BRAM, so this is well within the limitations of the board. As described in section 3.2, the communication module sends the weights and thresholds a single node at a time (*I* weights + 1 threshold). This yields a write port width of:

24weightwidth * (24netwidth + 1) = 600 bits

We synthesized a BRAM IP core with this port width, and depth defined as the maximum number of nodes in a network. In regards to the memory controller implementation itself it has two distinct operating modes: writing and reading.


For writing the memory controller keeps an internal counter tracking the number of nodes that have been written so far. It then writes to this index in BRAM. The resulting memory layout is such that any reads will be from consecutive indices, as all nodes within a layer will have been stored one after another.


For reading the layer computation module expects to receive weights and thresholds for *P* (parallelism) nodes in the current layer. For this reason two output shift registers are created *read_weights* and *read_thresholds*. In order to read all necessary values from memory, a single layer read request is broken up into a BRAM read request for *P* nodes in the layer. The initial read address is calculated from the signals *read_layer_id* and *read_node_id*. Since data is written layer-by-layer we can reconstruct the start index for a given layer and node as:

Once a single node read response is returned from BRAM, the first weight is shifted into the output threshold shift register and the remaining weights shifted into the output weight shift register. P defines the parallelism of the current layer, but if $MAX_NET_WIDTH \% P != 0$ then it is possible that less than P reads must be done for the final nodes in a layer. For this reason the layer controller checks the current node id being read against the maximum node id for the layer. Note that this id verification functionality is not needed in the current implementation given that

we have enough DSP slices to support calculating an entire layer per computation step. Thus, P will never cause a read past max_node_id as P = LayerWidth. Once all consecutive BRAM reads are completed the output shift registers are full and a $read_rdy$ signal is asserted.

3.5. Pool Module (Josh)






The Input Pool module encapsulates the input data buffer that is used to calculate values in the Layer Computation module. The write inputs to this register file come from the Output Pool and Communication Controller modules, given that the buffer can store initial values received from the host computer or hidden layer values stored in the Output Pool buffer after computation is complete. In the latter case, these output values are passed to the input pool since they are required to calculate the next layer of neuron values. The register file data write is enabled when either the data valid signal from the communication controller or the getFromOutputPool signal from the Layer Controller is asserted.

In addition to the input pool, two other pools are written to by the communication module, but for the purpose of storing network metadata. Specifically, a parallelism pool and max node id pool were created. As described in the communication section, these are values that occur once per received layer. The index to which the data should be written is defined by the current *layer_id* output of the communication module. The communication module asserts the write en signal to these pools once per node received. As the *layer id* is the same for all nodes

in the same layer, multiple writes of the same data occur for every layer, but this has no negative effects. To read from these pools the *index* input is used to extract a value from the internal buffers and store it in an output register. Reads are initiated by the layer controller in order to read from *memory controller* as this module needs to know the parallelism and maximum node id of the layer being read.

The Output Pool serves as the buffer for Layer Computation outputs. As opposed to the Input Pool, which modifies the entire register file on a write operation, the output pool uses the data start address and data width values from the Layer Controller to determine which registers to write to when writeEnable is asserted. This occurs because the output pool was designed to allow for partial computation of layers where some outputs will be sent after one computation step, and the rest of the outputs will be sent across some number of computation timesteps. Note, however, that although the output pool supports this functionality, the rest of the system currently always calculates a full layer per computation step. This change occurred as with the increased number of DSP slices on the Nexys Video, we had enough multipliers to do so. The data from this register file is forwarded to the Input Pool upon layer computation completion and the Communication Controller once all layers finish.


3.6. Layer Controller (Sebastian)





The Layer Controller module acts as the primary control FSM for calculating the neural network layers. To begin, the network depth is loaded from the Communication Controller via the commCTL networkDepth bus and corresponding ready signal. During this data latching the requests for layer architecture data and neuron weight data for the primary layer are initiated via memCTL getLayerDataRequest and memCTL getNeuronDataRequest signals. These values are latched once the requests have valid data on their respective buses and active ready signals. The Layer Controller then waits until the Input Pool has neuron input data ready for calculation, which forms the S WAITING INPUTS state of the FSM. Once these conditions are met, the Layer Controller sends a pulse to the Layer Computation module (*layerComputation startPulse*) to initiate the calculations for the layer. The Layer Controller FSM waits for the layer computation to finish (state S WAITING LAYERCOMP), and if the current layer being considered is the last layer, a signal is asserted for the communication controller to fetch data outputs from the Output Pool (commCTL isStateDone). If the layer being processed is an intermediate ("hidden") layer, the layer counter is incremented, and requests for the next layer architecture and neuron weights are sent to the memory controller. The FSM then returns to the input waiting state as previously delineated.

As inputs, the Layer Controller receives the network depth, parallelism values, maximum neuron index for the given layer, as well as flags from other modules indicating the ready status of weights, inputs, and valid data outputs. The Layer Controller outputs the data ready signal to the Input Pool so that values are cycled from the Output Pool, parameters for the Memory Controller to fetch the appropriate data values, request signals to assert data fetch, as well as flags to the Communication Controller and Layer Computation modules regarding data-flow validity and timing, respectively.

3.7. Layer Computation (Sebastian)







The Layer Computation module serves as the central data processor for the project. The inputs of this module include the incoming weights, thresholds, and inputs for the neurons in the current layer of computation, as well as a start pulse from the Layer Controller. To begin, the set of weights and inputs are multiplied in pairs, effectively calculating the dot product between the two value vectors. These values are then right shifted by a quantity "S1", in order to reduce the

hardware needed for summation as well as reduce the probability of an overflow result. The results of this shift are stored in the *multiplicationResult* bit array. The values are then added together using an array of one tree adder per neuron *TreeAdder24(0-23)*, and then right shifted by another quantity "S2" to reduce the bit width of the output values to be the same as the input values, given the cyclic implementation of calculating layers in this hardware implementation. Once all values are computed, they are sent to the Output Pool for further data routing along with an enable signal to indicate that valid data is being sent across the *outputPool_finishedVals* bus. Once the values are latched by the Output Pool, the Layer Computation module waits for the next set of weights and inputs to be sent, and initiates the next round of calculation once the *startPulse* signal from Layer Controller is asserted. The module uses a FSM to keep track of arithmetic steps, consisting of states *S WAITING*, *S SUM*, and *S DONE*.

4. Neural Net Implementation / Visualization (Sebastian)

The visualization software was critical to showcasing the functionality of the system. This code interfaced with the Lab 6 code provided by staff in 6.034 to use our FPGA solution. An encoding function was created to translate the Lab API to a format consisting of list of lists for layer inputs, weights, and thresholds ("neuronal biases"), that could then be sent over USB UART communication. The biggest challenge in modifying the lab code was changing the activation function from a sigmoid curve to a rectified linear unit, in order to match the FPGA neural net implementation. The data sets used would quickly cause the well-known "dying ReLU" problem to occur, at which point no further training could be performed. Forcing data inputs and weights to be integers to match the FPGA implementation caused this problem to worsen. Solving this issue took a large portion of time, proving to be non-trivial. The solution used was implementing leaky ReLUs as opposed to rigid ReLUs, and then iteratively reducing the leakage factor to determine hyperparameters such as training rate that would allow for the net to be successfully trained with regular ReLUs. In addition, rather than training on the FPGA using only integers, the training was instead performed on the host computer using floating point arithmetic. Once the training was complete the network weights and thresholds were converted into integers. The FPGA would then perform inference on the training space, and the data received was displayed on the screen in a two-dimensional chart.

5. PC Controller (Josh)

The implementation of the PC side of the communication protocol was done near the end of the project similar to the visualization code. The code for it can be seen in the *app.py* and *uart.py* files. Since the FPGA side was finished at this point the implementation in python was not very difficult. The underlying UART implementation is based off of the code given in lab5c with slight updates to support user-specified COM port selection through the command line. The communication protocol was implemented on top of this. In summary, weights and inputs were stored as multidimensional python int arrays, sent from the neural network implementation described above. Two modifications were required on these arrays before transfer. First, all non-layer arrays were zero-padded to length "I" in order to provide a constant length shared by the FPGA and PC. Once this was done, the multidimensional arrays would be flattened. At this point the "send_data_stream" method would be called specifying the data type being sent and the corresponding data array. Python would then iterate over this array creating and sending packet streams. Doing so involved converting the data array to bytes where the number of bytes per

entry is stream-type dependent as specified in the communication protocol (i.e. weights are 3 bytes and inputs 2-bytes). Once the entire array is in bytes form the code takes every 72 data bytes, prepends a header byte, and transfers it using pyserial. If there are less than 72 data bytes the stream is zero-padded.

6. Top Level Module Implementation & Debugging (Josh)

Implementation of the top-level module *_top* involved modifying the constraints file with all I/O ports necessary for implementation and debugging as well as connecting the modules described above. As we had a well-defined block diagram, connecting the modules took very little time.


The main hurdles came while debugging all of the modules integrated together at the top level, taking more time than implementing the modules themselves. Though all modules worked in isolation, once connected there were some mismatches in control signals and data layout as some modules were not changed to reflect design updates since the proposal. Along with this, connecting the modules would sometimes expose internal bugs within modules that had not been tested for prior. This full system testing was done partially in simulation using the *full_test.v* testbench. This testbench supported sending packet streams across the *uart_rx* interface and then having the final network outputs flow all the way through a dummy *uart_rx* interface to mimic the PC receiving the outputs. This test would check all aspects of the design, which was very useful. However, when debugging the entire system rather than single modules it was much harder to track down where incorrect outputs were coming from.

app.py contained testing code in addition to the code necessary to support visualization. This eased the process of constructing meaningful test data as app.py provides python constructs, while in the simulation testbench, *full_test*, packet streams had to be manually constructed.

7. Performance



Depiction in simulation of the entire process from the simulated transmission of weights and inputs, computation of outputs, and transmission of these outputs.



Same simulation as the first picture, zoomed into the computation step.

The simulated receive and transmission rate is 1:1 with real usage since the uart_clkdiv module was driven by the simulation clock, and the *uart_tx* module assumes a 100MHz system clock when transmitting at 115KBaud. Note how transmission of weights and inputs takes ~40ms,

while computation takes about 10 clock cycles with a 1ns clock. Increasing the baudrate would help relieve this issue.

Appendix A: Verilog Implementation

(Note: lines prefaced with "..." are continuations of code in the previous line, and do not denote line breaks in the source code file.)

Top Level Module

```
1 'timescale 1ns / 1ps
2 `include "master_params.vh"
4 module _top (
5
      input CLK_100MHZ,
      input UART_TX_IN,
6
      input CPU RESETN,
7
8
      output UART_RX_OUT,
      output [6:0] LED
9
      );
10
11
12
13
      // STATE
      localparam STATE_INIT = 0; // PC is sending weights and
  inputs
      localparam STATE CALC = 1; // FPGA is calculating network
15
  outputs
      localparam STATE OUT = 2;
16
      reg state;
17
      reg network_inputs_rec;
18
19
      reg network_weights_rec;
20
21
22
      ///// Communication module wires
23
      wire ['PARAM E EM-1:0] debug outputs;
24
      wire ['PARAM_I_N-1:0] comm_inputs;
25
26
      wire [`PARAM_I_M1-1:0] comm_layer_weights;
      wire comm_input_rdy, comm_weight_rdy;
27
      wire comm_transfer_in_done, comm_transfer_out_done;
28
      wire network_outputs_done, debug_outputs_done;
29
      wire [`BTW_MAX_NET_DEPTH-1:0] comm_layer_id;
30
      wire [`BTW_MAX_PARALLELISM-1:0] comm_layer_parallelism;
31
      wire [`BTW_MAX_NET_WIDTH-1:0] comm_layer_max_node_id;
32
33
      wire [`BTW_MAX_NET_DEPTH-1:0] comm_network_depth;
      wire [2:0] comm_debug_state;
34
35
      ///// Memory Controller Wires
36
      wire mem_rd_layer_en, mem_rd_neuron_en;
37
      wire mem rd weights rdy;
38
      wire ['PARAM I I M-1:0] mem rd weights;
```

```
40
      wire [`PARAM_I_M-1:0] mem_rd_thresholds;
41
      ///// Output Pool Wires
42
      wire cntrl_rd_new_layer; // Pulse to update
  cntrl parallelism and cntrl max node id
      wire [`PARAM_I_N-1:0] output_pool_data;
44
45
46
      ///// Parallel Pool Wires
      wire ['BTW MAX PARALLELISM-1:0] parallelism rd;
47
      wire parallelism pool rdy;
48
49
      ///// Max Node Pool Wires
      wire [`BTW_MAX_NET_WIDTH-1:0] max_node_id_rd;
51
      wire max_node_id_pool_rdy;
52
53
      ///// Input Pool Wires
54
      wire ['PARAM I N-1:0] input pool rd;
55
      wire input pool rd rdy;
56
57
58
      //// Layer Computation wires
      wire computation done, computation start;
60
      wire ['PARAM_I_N-1:0] computation_output;
61
62
      ///// Layer Controller wires
63
      wire cntrl done all;
64
      wire [`BTW_MAX_NET_DEPTH-1:0] cntrl_cur_layer_id;
65
66
      wire [`BTW_MAX_NET_WIDTH-1:0] cntrl_cur_node_id;
      wire [`BTW MAX PARALLELISM-1:0] cntrl parallelism;
67
      wire [`BTW_MAX_NET_WIDTH-1:0] cntrl_max_node_id;
68
69
      // System wires
70
      wire sysclk = CLK_100MHZ;
71
      wire btn_cpu_resetn;
72
73
      debounce debounce_reset(.clock(sysclk), .reset(0),
  .noisy(~CPU_RESETN), .clean(btn_cpu_resetn));
      wire reset = btn_cpu_resetn | comm_transfer_out_done;
74
75
76
      // DEBUG wires
      assign LED[0] = comm debug state[0];
77
      assign LED[1] = comm debug state[1];
78
```

```
assign LED[2] = comm transfer in done;
79
       assign LED[3] = cntrl done all;
80
       assign LED[4] = comm transfer out done;
81
       assign LED[5] = output pool data[7:0] != 0;
82
       assign LED[6] = input pool rd[7:0] == 1;
83
84
85
86
       memory controller memory controller instance(.clk(sysclk),
87
   .reset(reset),
                .write weights rdy(comm weight rdy),
88
   .rd layer en(mem rd layer en), .rd node en(mem rd neuron en),
                .write_layer_weights(comm_layer_weights),
89
   .write_layer_id(comm_layer_id),
                .read_layer_id(cntrl_cur_layer_id),
90
   .read node id(cntrl cur node id),
   .read parallelism(cntrl parallelism),
                .read weights(mem rd weights),
91
   .read_thresholds(mem_rd_thresholds),
   .read weights rdy(mem rd weights rdy));
92
       communication module comm module instance(.clk(sysclk),
   .reset(reset), .uart_tx_in(UART_TX_IN),
   .uart_rx_out(UART_RX_OUT),
                    .network_outputs(output_pool_data),
94
   .debug_outputs(debug_outputs),
                    .debug outputs done(debug outputs done),
95
                    .network_inputs(comm_inputs),
96
   .input_rdy(comm_input_rdy),
                    .layer weights(comm layer weights),
97
   .weight rdy(comm weight rdy), .layer id(comm layer id),
                    .layer_parallelism(comm_layer_parallelism),
98
   .layer_max_node_id(comm_layer_max_node_id),
                    .network_depth(comm_network_depth),
99
   .in_transfer_done(comm_transfer_in_done),
                    .start output transfer(cntrl done all),
100
   .out_transfer_done(comm_transfer_out_done),
                    .debug state(comm debug state));
101
102
103
       LayerController layer controller instance(.clk(sysclk),
104
```

```
104... reset(reset),
                         .commCTL networkDepth(comm network depth),
105
    .commCTL networkDepthReady(comm transfer in done),
                         .parallelPool_parallelism(parallelism_rd),
106
    .parallelPool_parallelismReady(parallelism_pool_rdy),
107
    .neuronIndicesPool maxNeuronIndex(max node id rd),
    .neuronIndicesPool_maxNeuronIndexReady(max_node_id_pool_rdy),
108
    .memCTL_weightsAreReady(mem_rd_weights_rdy),
    .inputPool inputsAreReady(1),
    .layerComputation dataReady(computation done),
                         .outputPool_dataWidth(cntrl_parallelism),
109
    .outputPool_maxNeuronIndex(cntrl_max_node_id),
110
    .inputPool getFromOutputPool(cntrl rd new layer),
                         .memCTL_currentLayer(cntrl_cur_layer_id),
111
    .memCTL_currentNeuron(cntrl_cur_node_id),
    .memCTL_parallelism(cntrl_parallelism),
112
    .memCTL getLayerDataRequest(mem_rd_layer_en),
    .memCTL_getNeuronDataRequest(mem_rd_neuron_en),
                         .commCTL_isStateDone(cntrl_done_all),
113
    .layerComputation_startPulse(computation_start)
114
                         );
        LayerComputation layer_computation_instance (.clk(sysclk),
115
    .reset(reset), .startPulse(computation_start),
                         .incomingWeights(mem_rd_weights),
116
    //topmost weight is "w0 = - T" Seperated out by memory
    controller and sent in threshold port //this is currently for
    just one node, if we want to do parallelism this needs to be
    P{}'d (consecutive weights must be sent for each node)
                         .incomingThresholds(mem_rd_thresholds),
117
                         .incomingInputs(input_pool_rd),
118
119
    .outputPool_finishedVals(computation_output),
                         .outputPool_writeEnable(computation_done)
120
                         );
121
122
        ///// Input pool wires
123
        input_pool input_pool_instance(.clk(sysclk),
124
```

```
124... . reset(reset),
                         .comm write en(comm input rdy),
125
    .cntrl_pool_transfer(cntrl_rd_new_layer),
                         .comm_data(comm_inputs),
126
    .output_pool_data(output_pool_data),
                         .read_data(input_pool_rd),
127
    .read_data_rdy(input_pool_rd_rdy));
128
        //// Parallelism pool
129
        pool#(.DATA WIDTH(`BTW MAX PARALLELISM))
130
    parallelism_pool_instance(.clk(sysclk), .reset(reset),
                        .write_en(comm_weight_rdy),
131
    .write_data(comm_layer_parallelism),
                        .read en(mem_rd_layer en),
132
    .index(cntrl_cur_layer_id), .read_data(parallelism_rd),
                        .data rdy(parallelism pool rdy));
133
134
        //// Max Node Index pool
135
        pool#(.DATA_WIDTH(`BTW_MAX_NET_WIDTH))
136
    max_id_pool_instance(.clk(sysclk), .reset(reset),
137
                    .write_en(comm_weight_rdy),
    .write data(comm layer max node id),
                    .read_en(mem_rd_layer_en),
138
    .index(cntrl_cur_layer_id), .read_data(max_node_id_rd),
                    .data_rdy(max_node_id_pool_rdy));
139
140
141
        //// Output Pool
142
        output_pool output_pool_instance(.clk(sysclk),
143
    .reset(reset),
                     .write en(computation done),
144
    .parallelism(cntrl_parallelism),
145
                     .max_node_id(cntrl_max_node_id),
                     .write_data(computation_output),
146
    .cur_outputs(output_pool_data));
147
148 endmodule
149
```

```
1 `include "master params.vh"
3 module communication module(
      input clk, //CLK_100MHZ
      input reset,
5
      input uart_tx_in, //UART_TX_IN,
6
      input start output transfer,
7
8
      input [`PARAM_I_N-1:0] network_outputs,
      input [`PARAM E EM-1:0] debug outputs,
9
      input debug outputs done,
10
      output uart clk, // Output subdivided clock signal for
      output uart_rx_out, //UART_RX_OUT,
12
      output reg input_rdy,
13
      output reg weight_rdy,
14
      output reg in transfer done,
15
      output reg out_transfer_done,
16
      output reg ['PARAM I N-1:0] network inputs,
17
      output reg ['PARAM_I_M1-1:0] layer_weights, // We output a
18
... single node's weights +cutoff per write
      output reg ['BTW_MAX_NET_DEPTH-1:0] layer_id,
19
      output reg [`BTW_MAX_PARALLELISM-1:0] layer_parallelism,
20
      output reg [`BTW_MAX_NET_WIDTH-1:0] layer_max_node_id,
21
      output reg [`BTW_MAX_NET_DEPTH-1:0] network_depth,
22
      output [2:0] debug_state
23
24 );
25
26
      localparam STATE_HEADER_WAIT = 0;
      localparam STATE_CRC_WAIT = 1;
27
      localparam STATE IN DONE = 2;
28
      localparam STATE OUTPUT TRANSFER = 3;
29
      localparam STATE_DEBUG_TRANSFER = 4;
30
31
      //// Note: Modes from packet header. Must match comm.
32
... protocol
      localparam MODE WEIGHT = 2'd0;
33
      localparam MODE_INPUT = 2'd1;
34
      localparam MODE OUTPUT = 2'd2;
35
      localparam MODE_DEBUG = 2'd3;
37
      parameter VERIFY_STOP = 1; // Whether UART_RX module
38
```

```
38... should verify a stop bit before accepting a packet
39
40
       //// UART RX Setup
41
       wire clk_serial_sample;
42
       wire verify_stop = VERIFY_STOP;
43
       // Contains a valid, complete packet stream
44
       wire [`BITS_PER_STREAM-1:0] packet_stream;
45
       wire packet stream rdy;
46
       //TDO synch reset signal with sample slk
47
       uart clkdiv uart clkdiv instance(.clk(clk), .reset(reset),
48
   .clk_out(clk_serial_sample));
       uart_rx uart_rx_instance(.clk(clk),
49
   .uart_clk(clk_serial_sample), .reset(reset),
   .signal(uart_tx_in), .verifyStopBit(1),
   .data_out(packet_stream), .ready(packet_stream_rdy));
       assign uart_clk = clk_serial_sample;
50
       ///// UART TX Setup
51
52
       wire transmit done:
53
       reg transmit en;
       reg start_output_transfer_pulse;
55
       reg last transmit en;
56
       wire tx_reset = reset | (last_transmit_en == 0 &&
57
   transmit_en == 1);//(start_output_transfer_pulse;
       reg [`TOTAL_BITS_PER_STREAM-1:0] transmit_stream;
58
       uart_tx uart_tx_instance(.clk(clk), .reset(tx_reset),
59
   .en(transmit_en), .start_data(transmit_stream),
   .xmit_data(uart_rx_out), .done(transmit_done));
       // Read in ouputs stream by stream
60
       // Read in debug stream by stream
61
62
63
       //// Internal Setup
       reg [2:0] state:
64
       reg [`CLOG2(`STREAMS_PER_OUTPUTS+1)-1:0]
65
   output_streams_left;
       reg [`PARAM_I_N-1:0] cur_network_outputs;
66
       reg [`CLOG2(`PARAM I M1):0] weight bits left;
67
       reg [`CLOG2(`PARAM_I_N):0] input_bits_left;
69
       wire [1:0] header mode = packet stream[1:0];
70
```

```
71
       wire
                    header crc = packet stream[2];
       wire [4:0] header_data = packet_stream[7:3];
72
       assign debug_state = {layer_parallelism[0],
73
   layer_max_node_id[0]};
74
       reg prev_layer_id;
75
       wire layer_first_weight_stream = (header_data !=
76
   prev_layer_id);
77
        integer i;
78
       function [`TOTAL_BITS_PER_STREAM-1:0] data_to_stream
79
   (input [`BITS_PER_STREAM-1:0] data);
            for(i = 0; i < `PACKETS_PER_STREAM; i = i + 1) begin</pre>
80
                data_to_stream[8*(i+1)+2*i -: 8] = data[8*(i+1)-1
81
   -: 8];
                data to stream[8*(i+1)+2*i+1] = 1;
82
                data_{to\_stream[8*i+2*i]} = 0;
83
            end
84
       endfunction
85
86
87
       always @(posedge clk) begin
            last transmit en <= transmit en;</pre>
88
            if (reset) begin
89
                state <= STATE_HEADER_WAIT;</pre>
90
                weight_bits_left <= `PARAM_I_M1;</pre>
91
                input_bits_left <= `PARAM_I_N;
92
                input_rdy <= 0;
93
94
                weight_rdy <= 0;
                 in transfer done <= 0;
95
                prev_layer_id = -1;
96
                transmit en <= 0;
97
                last_transmit_en <= 0;</pre>
98
99
                network_inputs <= 0;</pre>
                layer_weights <= 0;</pre>
100
                network_depth <= 0;</pre>
101
                output_streams_left <= 0;
102
                out_transfer_done <= 0;
103
                start output transfer pulse <= 0;
104
                transmit stream <= -1;
105
                layer parallelism <= 0;
106
                 layer_max_node_id <= 0;</pre>
107
```

```
108
            end else if(start_output_transfer_pulse ||
   output_streams_left > 0) begin
                if (transmit_en == 0 &&
109
   start_output_transfer_pulse == 1) begin
                    start_output_transfer_pulse <= 0;
110
                    // Starting new stream transfer
111
                    transmit stream <=
112
   data_to_stream({cur_network_outputs[`BITS_PER_STREAM-9:0],
   6'd0, MODE_OUTPUT});
113
                    cur network outputs <= cur network outputs >>
   (`BITS PER STREAM-8);
114
                    transmit en <= 1;
                end else if (transmit_en == 1 && transmit_done ==
115
   1) begin
                    // transmission done
116
                    transmit en <= 0;
117
                    output_streams_left <= output_streams_left -
118
   1;
 ...
                    if (output_streams_left == 1) begin
119
                        // Last packet just finished
120
121
                        out_transfer_done <= 1;
                    end else begin
122
                        // Intermediate packet finished, so reset
123
   uart_tx for the next one
                       start_output_transfer_pulse <= 1;
124
125
                    end
                end
126
            end else if (start_output_transfer &&
127
   out_transfer_done == 0) begin
                // Start transfer process by reading in outputs
128
                //start_output_transfer_pulse <= 1;
129
                cur_network_outputs <= network_outputs >>
130
   (`BITS_PER_STREAM-8);
                output_streams_left <= `STREAMS_PER_OUTPUTS;</pre>
131
                transmit_stream <=
132
   data_to_stream({network_outputs[`BITS_PER_STREAM-9:0], 6'd0,
   MODE_OUTPUT});
                transmit_en <= 1;
133
            end else if (packet_stream_rdy && transmit_en == 0)
134
 ... begin
135
                case (state)
```

```
136
                STATE HEADER WAIT: begin
                    if (header_crc)
137
                         state <= STATE_CRC_WAIT;</pre>
138
                    case (header_mode)
139
                    MODE_WEIGHT: begin
140
                         if (weight_bits_left >= `BITS_PER_STREAM -
141
   8) begin
                             // We only need to read parallelism
142
   and max node id as first data value sin first weight packet
   stream for layer
143
                             // We are transferring an entire
144
 ... packet and must wait for at least 1 more stream to read the
   whole layer
                             if (layer_first_weight_stream) begin
145
                                 prev layer id <= header data;
146
                                 layer_parallelism <=</pre>
147
   packet stream[8+:`WEIGHT_WIDTH];
                                 layer_max_node_id <=
148
   packet_stream[8+`WEIGHT_WIDTH+:`WEIGHT_WIDTH];
149
                                 layer weights[`PARAM I M1-1 -:
   `WEIGHT_WIDTH] <= {packet_stream[`BITS_PER_STREAM-1
   -:`WEIGHT_WIDTH]};
                                 weight_bits_left <=
150
   weight_bits_left - (`BITS_PER_STREAM - (8+2*`WEIGHT_WIDTH));
                             end else begin
151
                                  layer_weights <=
152
   {packet_stream[`BITS_PER_STREAM-1:8],
   layer_weights[`PARAM_I_M1-1:`BITS_PER_STREAM-8]};
                                 if (weight bits left ==
153
    BITS PER STREAM-8) begin
                                     weight_bits_left <=
154
    PARAM_I_M1;
                                     weight_rdy <= 1;</pre>
155
                                 end else begin
156
                                     weight_bits_left <=</pre>
157
   weight_bits_left - (`BITS_PER_STREAM - 8);
                                 end
158
                             end
159
                         end else begin
160
161
                             // This is the last stream in the
```

```
161... current layer
                              if (weight bits left <</pre>
162
    `BITS_PER_STREAM - 8) begin
                                  layer weights <=
163
    {packet_stream[8+`STREAM_WEIGHT_OVERLAP-1:8],
    layer_weights[`PARAM_I_M1-1:`STREAM_WEIGHT_OVERLAP]};
164
                                   //weight bits left <=
    weight_bits_left - `STREAM_WEIGHT_OVERLAP;
165
                              end else begin
166
                                   layer_weights <=
    {packet_stream[`BITS_PER_STREAM-1:8],
    layer_weights[`PARAM_I_M1-1:`BITS_PER_STREAM-8]};
                                  //weight_bits_left <=
167
    weight_bits_left - (`BITS_PER_STREAM - 8);
168
                              end
                              weight rdy <= 1;
169
                              weight_bits_left <= `PARAM_I_M1;</pre>
170
                          end
171
                          layer_id <= header_data;</pre>
172
173
                     end
174
                     MODE INPUT: begin
                          if (input_bits_left >= `BITS_PER_STREAM -
175
    8) begin
                              // We are transferring an entire
176
    packet and must wait for at least 1 more stream to read the
    whole layer
                              network_inputs <=
177
    {packet_stream[`BITS_PER_STREAM-1:8],
    network_inputs[`PARAM_I_N-1:`BITS_PER_STREAM-8]};
178
                              input_bits_left <= input_bits_left -
    (`BITS_PER_STREAM - 8);
                          end else begin
179
                              // This is the last stream in the
180
    current layer
                              if (input_bits_left < `BITS_PER_STREAM</pre>
181
    - 8) begin
                                  network_inputs <=</pre>
182
    {packet stream[8+`STREAM INPUT OVERLAP-1:8],
    network_inputs[`PARAM_I_N-1:`STREAM_INPUT_OVERLAP]};
                              end else begin
183
184
                                  network_inputs <=</pre>
```

```
184... {packet_stream[`BITS_PER_STREAM-1:8],
    network_inputs[`PARAM_I_N-1:`BITS_PER_STREAM-8]};
185
                               end
                               input_rdy <= 1;
186
                               input_bits_left <= `PARAM_I_N;
187
                           end
188
                      end
189
                      MODE_DEBUG: begin
190
                           network depth <= layer id;
191
                           in_transfer_done <= 1;</pre>
192
193
                      end
                      default: ; // TODO: This is some kind of
194
    transmission error as we only have 3 valid input modes
                      endcase
195
                 end
196
                 STATE_CRC_WAIT: begin
197
                      // Begin parallel CRC check by passing crc
198
    bits to checker and latching the response
                      state <= STATE_HEADER_WAIT;</pre>
199
                 end
200
201
                 // TODO: Output states
202
                 default: ;
203
                 endcase
204
             end else begin
205
                 if (input_rdy) input_rdy <= 0;</pre>
206
                  if (weight_rdy) weight_rdy <= 0;</pre>
207
             end
208
        end
209
210
211 endmodule
212
```

```
1 `ifndef CONSTANT_FUNCS_H
2 `define CONSTANTS_FUNCS_H
4 // Constant clog2 hack as verilog has a $clog2 bug that breaks
... its use in localparameter and initial blocks
  `define CLOG2(x) \
      ((x \le 2) ? 1 : \
6
      (x \le 4) ? 2 : \
7
       (x \le 8) ? 3 : \
8
       (x \le 16) ? 4 : \
9
       (x \le 32) ? 5 : \
10
       (x \le 64) ? 6:
11
       (x \le 128) ? 7 : \
12
       (x \le 256) ? 8 : \
13
       (x \le 512) ? 9 : \
14
       (x \le 1024) ? 10 : \
15
       (x \le 2048) ? 11 : \
16
       (x \le 4096) ? 12 : \
17
       (x \le 8192) ? 13 : \
18
       (x \le 16384) ? 14 : \
19
       (x \le 32768) ? 15 : \
20
       (x \le 65536) ? 16 : \
21
22
      -1)
23
  `define CEIL(x,y) (((x)+(y)-1)/(y))
24
25
  `define MIN(x,y) ((x) < (y) ? (x) : (y))
26
27
28 endif
```

```
1 `include "master params.vh"
2
3 /*
4 we're doing T mults in a step
5 those T mults can be broken down into a set of
... {inputs,weights}
6 therefore total number of inputs we have = total number of
... weights sent = T
7 how those inputs and weights are grouped is determined by P =
... T / I
8 */
9 module LayerComputation
10
      input clk,
11
      input reset,
12
      input startPulse,
13
      input [`PARAM_I_I_M-1:0] incomingWeights,
14
      input [`PARAM I M-1:0] incomingThresholds,
15
      input [`PARAM_I_N-1:0] incomingInputs,
16
17
      output reg [`PARAM_I_N-1:0] outputPool_finishedVals,
18
      output reg outputPool writeEnable
19
20
      );
21
      wire [`PARAM_I_I_N-1:0] inputDuplicates =
22
  {`MAX_NET_WIDTH{incomingInputs[`PARAM_I_N-1:0]}};
23
24
      // Parameters //
25
      localparam S_WAITING = 2'd0;
26
      localparam S SUM = 2'd1;
27
      localparam S_DONE = 2'd2;
28
      // Debugging
29
      //assign outputPool_finishedVals = incomingInputs;
30
31
      //assign outputPool_writeEnable = 1;
32
33
      // Registers //
34
      reg [1:0] state = S_WAITING; //"Processing State"
35
36
      reg [`PARAM_N_M_S1_I_I-1:0] multiplicationResult;
37
```

```
38
      reg sumStartPulse = 0;
39
      wire sumOutputReady;
40
      wire signed [`PARAM_N_M_S1+3:0] sumOutput0;
41
      wire signed ['PARAM N M S1+3:0] sumOutput1;
42
      wire signed [`PARAM_N_M_S1+3:0] sumOutput2;
43
      wire signed ['PARAM N M S1+3:0] sumOutput3;
44
45
      wire signed [`PARAM_N_M_S1+3:0] sumOutput4;
      wire signed ['PARAM N M S1+3:0] sumOutput5;
46
      wire signed ['PARAM N M S1+3:0] sumOutput6;
47
      wire signed ['PARAM N M S1+3:0] sumOutput7;
48
      wire signed ['PARAM N M S1+3:0] sumOutput8;
49
      wire signed ['PARAM N M S1+3:0] sumOutput9;
50
51
      wire signed ['PARAM N M S1+3:0] sumOutput10;
52
      wire signed [`PARAM_N_M_S1+3:0] sumOutput11;
53
      wire signed ['PARAM N M S1+3:0] sumOutput12;
      wire signed [`PARAM_N_M_S1+3:0] sumOutput13;
54
55
      wire signed ['PARAM N M S1+3:0] sumOutput14;
      wire signed [`PARAM_N_M_S1+3:0] sumOutput15;
56
      wire signed ['PARAM N M S1+3:0] sumOutput16;
57
58
      wire signed ['PARAM N M S1+3:0] sumOutput17;
      wire signed ['PARAM N M S1+3:0] sumOutput18;
59
60
      wire signed ['PARAM_N_M_S1+3:0] sumOutput19;
      wire signed [`PARAM_N_M_S1+3:0] sumOutput20;
61
      wire signed [`PARAM_N_M_S1+3:0] sumOutput21;
62
      wire signed [`PARAM_N_M_S1+3:0] sumOutput22;
63
      wire signed [`PARAM_N_M_S1+3:0] sumOutput23;
64
65
      // Tree Adders //
66
67
      /* module TreeAdder24
68
69
70
      input clk,
      input reset,
71
72
      input [`PARAM_N_M_S1_I-1:0] data,
      input inputReady,
73
74
      output outputReady,
      output reg ['PARAM N M S1+3:0] dataOut
75
76
      ); */
77
78
      TreeAdder24 n0
```

```
78... (clk, reset, multiplicationResult[(`PARAM N M S1 I*0)+:
    PARAM_N_M_S1_I], sumStartPulse, sumOutputReady, sumOutput0);
79
       TreeAdder24 n1
   (clk,reset,multiplicationResult[(`PARAM N M S1 I*1)+:
    PARAM_N M_S1_I],sumStartPulse,,sumOutput1);
80
       TreeAdder24 n2
   (clk,reset,multiplicationResult[(`PARAM N M S1 I*2)+:
    PARAM_N_M_S1_I], sumStartPulse,, sumOutput2);
       TreeAdder24 n3
81
   (clk,reset,multiplicationResult[(`PARAM_N_M_S1_I*3)+:
    PARAM N M S1 I], sumStartPulse,, sumOutput3);
       TreeAdder24 n4
82
   (clk,reset,multiplicationResult[(`PARAM_N_M_S1_I*4)+:
    PARAM_N_M_S1_I], sumStartPulse,, sumOutput4);
       TreeAdder24 n5
83
   (clk,reset,multiplicationResult[(`PARAM N M S1 I*5)+:
    PARAM_N_M_S1_I], sumStartPulse,, sumOutput5);
       TreeAdder24 n6
84
   (clk,reset,multiplicationResult[(`PARAM_N_M_S1_I*6)+:
    PARAM N M S1 I], sumStartPulse,, sumOutput6);
85
       TreeAdder24 n7
   (clk,reset,multiplicationResult[(`PARAM_N_M_S1_I*7)+:
    PARAM_N_M_S1_I], sumStartPulse,, sumOutput7);
       TreeAdder24 n8
86
   (clk, reset, multiplicationResult[(`PARAM_N_M_S1_I*8)+:
    PARAM_N_M_S1_I], sumStartPulse,, sumOutput8);
       TreeAdder24 n9
87
   (clk, reset, multiplicationResult[(`PARAM_N_M_S1_I*9)+:
    PARAM N M S1 I], sumStartPulse,, sumOutput9);
88
       TreeAdder24 n10
   (clk,reset,multiplicationResult[(`PARAM N M S1 I*10)+:`
   PARAM_N_M_S1_I],sumStartPulse,,sumOutput10);
89
       TreeAdder24 n11
   (clk,reset,multiplicationResult[(`PARAM N M S1 I*11)+:`
   PARAM_N_M_S1_I], sumStartPulse,, sumOutput11);
       TreeAdder24 n12
90
   (clk,reset,multiplicationResult[(`PARAM_N_M_S1_I*12)+:`
   PARAM N M S1 I], sumStartPulse,, sumOutput12);
       TreeAdder24 n13
91
   (clk,reset,multiplicationResult[(`PARAM N M S1 I*13)+:`
   PARAM N M S1 I], sumStartPulse,, sumOutput13);
```

```
92
       TreeAdder24 n14
   (clk, reset, multiplicationResult[(`PARAM_N_M_S1_I*14)+;`
   PARAM_N_M_S1_I], sumStartPulse,, sumOutput14);
       TreeAdder24 n15
93
   (clk, reset, multiplicationResult[(`PARAM N M S1 I*15)+:`
   PARAM_N_M_S1_I], sumStartPulse,, sumOutput15);
       TreeAdder24 n16
94
   (clk,reset,multiplicationResult[(`PARAM N M S1 I*16)+:`
   PARAM N M S1 I], sumStartPulse,, sumOutput16);
       TreeAdder24 n17
95
   (clk, reset, multiplicationResult[(`PARAM N M S1 I*17)+:`
   PARAM N M S1 I], sumStartPulse,, sumOutput17);
       TreeAdder24 n18
96
   (clk, reset, multiplicationResult[(`PARAM N M S1 I*18)+:`
   PARAM_N_M_S1_I],sumStartPulse,,sumOutput18);
97
       TreeAdder24 n19
   (clk, reset, multiplicationResult[(`PARAM N M S1 I*19)+:`
   PARAM N M S1 I], sumStartPulse,, sumOutput19);
       TreeAdder24 n20
98
   (clk,reset,multiplicationResult[(`PARAM N M S1 I*20)+:`
   PARAM_N_M_S1_I], sumStartPulse,, sumOutput20);
       TreeAdder24 n21
99
   (clk,reset,multiplicationResult[(`PARAM N M S1 I*21)+:`
   PARAM_N_M_S1_I], sumStartPulse,, sumOutput21);
       TreeAdder24 n22
100
   (clk, reset, multiplicationResult[(`PARAM N M S1 I*22)+:`
   PARAM_N_M_S1_I],sumStartPulse,,sumOutput22);
       TreeAdder24 n23
101
   (clk,reset,multiplicationResult[(`PARAM N M S1 I*23)+:`
   PARAM_N_M_S1_I], sumStartPulse,, sumOutput23);
102
       function signed [`PARAM_N_M_S1:0]shift1 (input signed
103
   [`PARAM_N_M:0] data);
            shift1 = data[`PARAM_N_M-1:`SHIFT_1];
104
       endfunction
105
106
       function signed ['PARAM_N_M_LG_S1_S2-1:0] shift2 (input
107
   signed ['PARAM N M LG S1-1:0] data);
           shift2 = data[`PARAM_N_M_LG_S1-1:`SHIFT_2];
108
109
       endfunction
110
```

```
111
       function signed ['INPUT WIDTH-1:0] relu (input signed
   [ PARAM N M LG S1 S2-1:0] data);
           relu = data[`PARAM N M LG S1 S2-1] ? 'b0 :
112
   data[`PARAM_N_M_LG_S1_S2-2:0];
       endfunction
113
114
       wire signed [`PARAM_N_M_S1-1:0] test_mul, test_mul2,
115
   test_mul5;
       wire [(2*`PARAM N M S1)-1:0] test mul3;
116
       wire signed ['PARAM N M S1 I-1:0] test mul4;
117
       wire signed ['PARAM N M S1+3:0] test sum;
118
       wire signed ['PARAM N M S1+10:0] test sum3;
119
       wire signed [`WEIGHT_WIDTH-1:0] test_sum1;
120
       wire signed [`PARAM_N_M_LG_S1_S2-1:0] test_sum2;
121
       wire signed [`PARAM_N_M_S1-1:0] muls [`PARAM_I_I-1:0];
122
       // Loop indices //
123
124
       integer i_dotProd = 0;
125
126
       genvar i_test;
       integer test idx = 574; // index into multiplication for
127
   loop
       integer test idx 2 = 23; // index into corresponding adder
128
   tree
129
       // Sequential Logic //
130
       /**The first is wrong? Copies an extra msb from
131
   inputDuplicates*/
       assign test_mul = {{(`PARAM_N_M_S1-`INPUT_WIDTH){'b0}},
132
   inputDuplicates[(test_idx*`INPUT_WIDTH)+: `INPUT_WIDTH]};
133
       assign test mul2 =
   $signed(incomingWeights[(test idx*`WEIGHT WIDTH)+:`
   WEIGHT_WIDTH]);//{{(`PARAM_N_M_S1-`INPUT_WIDTH){'b0}},
 ... inputDuplicates[15:0]};
       assign test_mul3[0+:`PARAM_N_M_S1] =
134
 ... shift1($signed(inputDuplicates[(test_idx*`INPUT_WIDTH)+:`
 ... INPUT WIDTH]) *
 ... $signed(incomingWeights[(test_idx*`WEIGHT_WIDTH)+:`
 ... WEIGHT WIDTH]));
       assign test mul4 =
135
 ... multiplicationResult[(`PARAM N M S1 I*test idx 2)+:`
 ... PARAM_N_M_S1_I];// input to sum23
```

```
136
       assign test mul5 =
   multiplicationResult[(`PARAM_N_M_S1*test_idx)+:`PARAM_N_M_S1];
       assign test sum = sumOutput23;
137
       assign test_sum1 =
138
   incomingThresholds[(`WEIGHT WIDTH*test idx 2)+:`WEIGHT WIDTH];
       assign test_sum2 = shift2($signed({1'b0, sumOutput23})) +
139
   $signed(incomingThresholds[(`WEIGHT_WIDTH*test_idx_2)+:`
   WEIGHT WIDTH]);
       assign test sum3 = relu(shift2($signed({1'b0,
140
   sumOutput23})) +
   $signed(incomingThresholds[(`WEIGHT WIDTH*test idx 2)+:`
   WEIGHT WIDTH]));
141
142
       generate
            for(i_test = 0; i_test < `PARAM_I_I; i_test = i_test +</pre>
143
   1) begin
                assign muls[i test] =
144
   multiplicationResult[(i test*`PARAM N M S1)+:`PARAM N M S1];
            end
145
       endgenerate
146
147
148
149
       always @(posedge clk) begin
150
            if(reset) begin
151
              state <= S_WAITING;</pre>
152
              outputPool_finishedVals <= -1;
153
              outputPool_writeEnable <= 0;
154
            end
155
156
            else case(state)
                S_WAITING: begin
157
                    outputPool_writeEnable <= 0;
158
159
                    if(startPulse) begin //start multiplication
                        //indexing scheme = [(i*WIDTH)-1 :
160
   (i-1)*WIDTH
                        for(i_dotProd = 0; i_dotProd < `PARAM_I_I;</pre>
161
   i_dotProd = i_dotProd + 1) begin
162
 ... multiplicationResult[(i_dotProd*`PARAM_N_M_S1)+:`PARAM_N_M_S1]
   shift1($signed(inputDuplicates[(i_dotProd*`INPUT_WIDTH)+:`
```

```
162... INPUT WIDTH])
  ... $signed(incomingWeights[(i_dotProd*`WEIGHT_WIDTH)+:`
    WEIGHT_WIDTH]));
163
  ... //{{(`PARAM N M S1-`INPUT WIDTH){'b0}},
  ... inputDuplicates[(i_dotProd*`INPUT_WIDTH)+:`INPUT_WIDTH]};//
    shift1($signed(inputDuplicates[(i dotProd*`INPUT WIDTH)+:
    INPUT_WIDTH]) *
    $signed(incomingWeights[(i_dotProd*`WEIGHT WIDTH)+:`
    WEIGHT WIDTH]));
164
                              //(multiplicationResult)i = (input)i *
    (weight)i
                         end
165
                          sumStartPulse <= 1;</pre>
166
                          state <= S_SUM;
167
                     end
168
                 end
169
                 S_SUM: begin
170
                     sumStartPulse <= 0;</pre>
171
                     if (sumOutputReady) begin
172
173
                         // testing weight input by sending back
    truncated weights
174
  ... outputPool_finishedVals[(`INPUT_WIDTH*0)+:`INPUT_WIDTH] <=</pre>
    relu(shift2($signed({1'b0, sumOutput0})) +
    $signed(incomingThresholds[(`WEIGHT_WIDTH*0)+:`WEIGHT_WIDTH]))
    :
  ***
175
  ... outputPool finishedVals[(`INPUT WIDTH*1)+:`INPUT WIDTH] <=</pre>
    relu(shift2($signed({1'b0, sumOutput1})) +
    $signed(incomingThresholds[(`WEIGHT WIDTH*1)+:`WEIGHT WIDTH]))
  ***
176
  ... outputPool_finishedVals[(`INPUT_WIDTH*2)+:`INPUT_WIDTH] <=</pre>
  ... relu(shift2($signed({1'b0, sumOutput2})) +
    $signed(incomingThresholds[(`WEIGHT_WIDTH*2)+:`WEIGHT_WIDTH]))
177
  ... outputPool finishedVals[(`INPUT WIDTH*3)+:`INPUT WIDTH] <=
  ... relu(shift2($signed({1'b0, sumOutput3})) +
  ... $signed(incomingThresholds[(`WEIGHT_WIDTH*3)+:`WEIGHT_WIDTH]))
```

```
177... ;
178
  ... outputPool finishedVals[(`INPUT WIDTH*4)+:`INPUT WIDTH] <=</pre>
  ... relu(shift2($signed({1'b0, sumOutput4})) +
  ... $signed(incomingThresholds[(`WEIGHT WIDTH*4)+:`WEIGHT WIDTH]))
179
  ... outputPool_finishedVals[(`INPUT_WIDTH*5)+:`INPUT_WIDTH] <=</pre>
    relu(shift2($signed({1'b0, sumOutput5})) +
    $signed(incomingThresholds[(`WEIGHT_WIDTH*5)+:`WEIGHT_WIDTH]))
180
  ... outputPool_finishedVals[(`INPUT_WIDTH*6)+:`INPUT_WIDTH] <=</pre>
  ... relu(shift2($signed({1'b0, sumOutput6})) +
  # $signed(incomingThresholds[(`WEIGHT_WIDTH*6)+:`WEIGHT_WIDTH]))
    ;
181
  ... outputPool finishedVals[(`INPUT_WIDTH*7)+:`INPUT_WIDTH] <=
    relu(shift2($signed({1'b0, sumOutput7})) +
    $signed(incomingThresholds[(`WEIGHT_WIDTH*7)+:`WEIGHT_WIDTH]))
182
  ... outputPool finishedVals[(`INPUT_WIDTH*8)+:`INPUT_WIDTH] <=</pre>
  ... relu(shift2($signed({1'b0, sumOutput8})) +
  ... $signed(incomingThresholds[(`WEIGHT_WIDTH*8)+:`WEIGHT_WIDTH]))
183
  ... outputPool_finishedVals[(`INPUT_WIDTH*9)+:`INPUT_WIDTH] <=</pre>
    relu(shift2($signed({1'b0, sumOutput9})) +
   signed(incomingThresholds[(`WEIGHT_WIDTH*9)+:`WEIGHT_WIDTH]))
184
  ... outputPool_finishedVals[(`INPUT_WIDTH*10)+:`INPUT_WIDTH] <=</pre>
    relu(shift2($signed({1'b0, sumOutput10})) +
    $signed(incomingThresholds[(`WEIGHT_WIDTH*10)+:`WEIGHT_WIDTH])
    );
185
  ... outputPool finishedVals[(`INPUT WIDTH*11)+:`INPUT WIDTH] <=
  ... relu(shift2($signed({1'b0, sumOutput11})) +
  ... $signed(incomingThresholds[(`WEIGHT_WIDTH*11)+:`WEIGHT_WIDTH])
  ... );
```

```
186
 ... outputPool_finishedVals[(`INPUT_WIDTH*12)+:`INPUT_WIDTH] <=</pre>
 ... relu(shift2($signed({1'b0, sumOutput12})) +
 ... $signed(incomingThresholds[(`WEIGHT_WIDTH*12)+:`WEIGHT_WIDTH])
 ... );
187
 ... outputPool finishedVals[(`INPUT WIDTH*13)+:`INPUT WIDTH] <=
   relu(shift2($signed({1'b0, sumOutput13})) +
   $signed(incomingThresholds[(`WEIGHT WIDTH*13)+:`WEIGHT WIDTH])
 ... );
188
 ... outputPool_finishedVals[(`INPUT_WIDTH*14)+:`INPUT_WIDTH] <=</pre>
 ... relu(shift2($signed({1'b0, sumOutput14})) +
   $signed(incomingThresholds[(`WEIGHT WIDTH*14)+:`WEIGHT WIDTH])
 ... );
189
 ... outputPool_finishedVals[(`INPUT_WIDTH*15)+:`INPUT_WIDTH] <=</pre>
   relu(shift2($signed({1'b0, sumOutput15})) +
   $signed(incomingThresholds[(`WEIGHT_WIDTH*15)+:`WEIGHT_WIDTH])
 ... );
190
 ... outputPool finishedVals[(`INPUT WIDTH*16)+:`INPUT WIDTH] <=</pre>
   relu(shift2($signed({1'b0, sumOutput16})) +
   $signed(incomingThresholds[(`WEIGHT_WIDTH*16)+:`WEIGHT_WIDTH])
   );
191
 ... outputPool_finishedVals[(`INPUT_WIDTH*17)+:`INPUT_WIDTH] <=</pre>
   relu(shift2($signed({1'b0, sumOutput17})) +
   $signed(incomingThresholds[(`WEIGHT WIDTH*17)+:`WEIGHT WIDTH])
 ... );
192
 ... outputPool finishedVals[(`INPUT_WIDTH*18)+:`INPUT_WIDTH] <=</pre>
 ... relu(shift2($signed({1'b0, sumOutput18})) +
   $signed(incomingThresholds[(`WEIGHT_WIDTH*18)+:`WEIGHT_WIDTH])
 ... );
193
 ... outputPool_finishedVals[(`INPUT_WIDTH*19)+:`INPUT_WIDTH] <=
   relu(shift2($signed({1'b0, sumOutput19})) +
 ... $signed(incomingThresholds[(`WEIGHT_WIDTH*19)+:`WEIGHT_WIDTH])
 ... );
194
```

```
194... outputPool_finishedVals[(`INPUT_WIDTH*20)+:`INPUT_WIDTH] <=
  ... relu(shift2($signed({1'b0, sumOutput20})) +
  ... $signed(incomingThresholds[(`WEIGHT_WIDTH*20)+:`WEIGHT_WIDTH])
  ...);
195
  ... outputPool_finishedVals[(`INPUT_WIDTH*21)+:`INPUT_WIDTH] <=</pre>
  ... relu(shift2($signed({1'b0, sumOutput21})) +
  ... $signed(incomingThresholds[(`WEIGHT_WIDTH*21)+:`WEIGHT_WIDTH])
  ... );
196
  ... outputPool_finishedVals[(`INPUT_WIDTH*22)+:`INPUT_WIDTH] <=</pre>
    relu(shift2($signed({1'b0, sumOutput22})) +
  ... $signed(incomingThresholds[(`WEIGHT WIDTH*22)+:`WEIGHT WIDTH])
  ... );
197
  ... outputPool_finishedVals[(`INPUT_WIDTH*23)+:`INPUT_WIDTH] <=</pre>
    relu(shift2($signed({1'b0, sumOutput23})) +
    $signed(incomingThresholds[(`WEIGHT WIDTH*23)+:`WEIGHT WIDTH])
  ... );
                          outputPool_writeEnable <= 1;</pre>
198
                          state <= S_WAITING;</pre>
199
200
                      end
201
                 end
                 default: state <= S_WAITING;</pre>
202
             endcase
203
204
        end
205 endmodule
```

```
1 `include "master params.vh"
3 module LayerController
      input clk,
5
      input reset,
6
7
8
      input [`BTW_MAX_NET_DEPTH-1:0] commCTL_networkDepth,
      input commCTL_networkDepthReady,
9
10
      input [`BTW MAX PARALLELISM-1:0] parallelPool parallelism,
11
      input parallelPool parallelismReady,
12
13
      input [`BTW_MAX_NET_WIDTH-1:0]
... neuronIndicesPool_maxNeuronIndex,
      input neuronIndicesPool maxNeuronIndexReady,
15
16
      input memCTL weightsAreReady,
17
      input inputPool_inputsAreReady,
18
19
20
      input layerComputation dataReady,
21
      output ['BTW MAX PARALLELISM-1:0] outputPool dataWidth,
22
      output [`BTW_MAX_NET_WIDTH-1:0] outputPool_maxNeuronIndex,
23
24
      output inputPool_getFromOutputPool,
25
26
27
      output [`BTW_MAX_NET_DEPTH-1:0] memCTL_currentLayer,
      output ['BTW MAX NET WIDTH-1:0] memCTL currentNeuron,
28
      output ['BTW MAX PARALLELISM-1:0] memCTL parallelism,
29
      output reg memCTL getLayerDataReguest, //for layer params
30
      output reg memCTL_getNeuronDataRequest, //for neuron
... weights, needs to keep in mind the parallelism above
32
      output commCTL_isStateDone,
33
      output reg layerComputation startPulse // "begin" pulse
34
35
      );
36
      // Parameters //
37
38
39
      localparam S WAITING INPUTS = 2'd0;
```

```
localparam S_WAITING_LAYERCOMP = 2'd1;
40
      localparam S_DONE = 2'd2;
41
42
      //indices to architectureReady:
43
      localparam ARCH_PARALLELISM = 0;
44
      localparam ARCH_MAXNEURON = 1;
45
46
      // Registers //
47
48
       reg [1:0] state = S_WAITING_INPUTS; //"Processing State"
49
50
       reg networkDepthLoaded = 0;
51
       reg [`BTW_MAX_NET_DEPTH-1:0] networkDepth =
52
  {(`CLOG2(`BTW_MAX_NET_DEPTH)){1'b0}}; //NOTE: actually needs
  to be depth -1, since again, it's 0 indexed
53
      //microarchitectural ready states, all need to be 1 to
54
... enable the system
       reg [1:0] architectureReady = 2'b0;
55
56
       reg [`BTW_MAX_NET_DEPTH-1:0] currentLayer =
  {(`CLOG2(`BTW MAX NET DEPTH)){1'b0}}; // set to 0
       reg [`BTW_MAX_NET_WIDTH-1:0] currentNeuron =
  {(`CLOG2(`BTW_MAX_NET_WIDTH)){1'b0}}; // set to 0
59
       reg [`BTW_MAX_NET_WIDTH-1:0] maxNeuronIndex; //"Total
60
  Neurons in Layer"
       reg [`BTW_MAX_PARALLELISM-1:0] parallelism; //"Parallel
61
  Increment (P)"
62
      // Wires //
63
64
      // We add parallelism because this should be true if we
  are calculating last neuron
      // currentNeuron is first neuron in set being calculated
66
      wire isLastNeuron = (currentNeuron + parallelism >=
67
  maxNeuronIndex) & architectureReady[ARCH_MAXNEURON]; //sent to
  inputPool
      wire isLastLayer = ((currentLayer == networkDepth-1) ||
... networkDepth == 0)& networkDepthLoaded;
69
```

```
70
       // Assign statements //
71
       assign commCTL_isStateDone = state == S_DONE;
72
73
       assign inputPool getFromOutputPool = isLastNeuron &
74
   layerComputation_dataReady & (~isLastLayer);
       assign outputPool dataWidth = parallelism; //todo check if
75
   P valid here or?
       assign outputPool_maxNeuronIndex = maxNeuronIndex; //todo
76
   check if M valid here or?
77
       assign memCTL currentLayer = currentLayer;
78
79
       assign memCTL currentNeuron = currentNeuron;
       assign memCTL_parallelism = parallelism;
80
81
       // nextState Functions //
82
83
       //We've sent the requests and have our layer architecture,
84
   wait for inputs to be ready
       task doState WaitingInputs;
85
86
       begin
            if(memCTL weightsAreReady && inputPool inputsAreReady)
87
   begin
                layerComputation_startPulse <= 1;</pre>
88
                state <= S_WAITING_LAYERCOMP;</pre>
89
            end
90
91
           //reset previous requests
92
            memCTL getLayerDataReguest <= 0;</pre>
93
            memCTL_getNeuronDataRequest <= 0;</pre>
94
       end
95
       endtask
96
97
       //We've sent a request to the layer computation module,
98
   wait for it to finish calculating
       task doState_WaitingLayerComp;
99
       begin
100
            layerComputation startPulse <= 0;</pre>
101
            if(layerComputation_dataReady) begin //if the
 ... computation is done
               if(isLastNeuron) begin
103
```

```
104
                     if(isLastLayer) state <= S_DONE;</pre>
                     else begin
105
                          //update layer
106
                          currentLayer <= currentLayer + 1;</pre>
107
                          currentNeuron <=
108
   {(`CLOG2(`BTW_MAX_NET_WIDTH)){1'b0}}; // set to 0
109
                          //request next layer architecture
110
                          memCTL_getLayerDataRequest <= 1; //is set</pre>
111
   to 0 in next state
112
                          //request weights for the new neuron-layer
113
 ... combo
                          memCTL_getNeuronDataRequest <= 1; //is set</pre>
114
   to 0 in next state
                          state <= S_WAITING_INPUTS; //wait for</pre>
115
   weights to refresh
116
117
                     //reset layer architecture flags
118
                     architectureReady <= 2'b0;
119
120
                 end
                 else begin
121
                     currentNeuron <= currentNeuron + parallelism;</pre>
122
123
                     //request weights for the new neuron-layer
124
 ... combo
                     memCTL_getNeuronDataRequest <= 1; //is set to</pre>
125
   0 in next state
126
                     state <= S_WAITING_INPUTS; //wait for weights
   to refresh
127
                 end
128
            end
        end
129
        endtask
130
131
        // Sequential Logic //
132
133
        always @(posedge clk) begin
134
            if(reset) begin
135
               state <= S_WAITING_INPUTS;</pre>
136
```

```
137
              currentLayer <= 0;
               currentNeuron <= 0;
138
              architectureReady <= 2'b0;
139
              memCTL_getLayerDataRequest <= 0;</pre>
140
              memCTL_getNeuronDataRequest <= 0;</pre>
141
               layerComputation_startPulse <= 0;</pre>
142
              networkDepthLoaded <= 0;
143
144
            end
            else if(~networkDepthLoaded) begin //global parameter
145
   needs to be set
                 if(commCTL networkDepthReady) begin
146
                     networkDepth <= commCTL networkDepth;</pre>
147
                     networkDepthLoaded <= 1; //never gets unset</pre>
148
149
                     //send initial architecture (layer data)
150
   request
 ...
                     memCTL_getLayerDataRequest <= 1;</pre>
151
                     memCTL getNeuronDataRequest <= 1;</pre>
152
                 end
153
            end
154
155
            else if(!(&{architectureReady})) begin //if any bit of
   architectureReady is 0 (i.e. if the architecture is not ready)
                 //reset previous request
156
                 memCTL_getLayerDataRequest <= 0;</pre>
157
                 memCTL_getNeuronDataRequest <= 0;</pre>
158
159
                 //Load neuron indices if RDY
160
                 if(neuronIndicesPool_maxNeuronIndexReady) begin
161
                     maxNeuronIndex <=
162
   neuronIndicesPool maxNeuronIndex;
                     architectureReady[ARCH MAXNEURON] <= 1;
163
164
                 end
165
                 //Load parallelism values if RDY
166
                 if(parallelPool_parallelismReady) begin
167
                     parallelism <= parallelPool_parallelism;</pre>
168
                     architectureReady[ARCH_PARALLELISM] <= 1;</pre>
169
                 end
170
171
            end
            else case(state)
172
173
                 S_WAITING_INPUTS: doState_WaitingInputs;
```

```
S_WAITING_LAYERCOMP: doState_WaitingLayerComp;
S_DONE: ; //intentionally empty state, waits for
external reset to begin next computation
default: state <= S_WAITING_INPUTS;
endcase
end
endmodule</pre>
```

```
1 `ifndef MASTER_PARAMS_H
2 `define MASTER_PARAMS_H
4 `include "constant_funcs.vh"
6 // Basic parameters
7 'define NODES PER STREAM 9 //for communication module
8 // `define WRITE_CNTRL 15 // TODO: Width of address wire from
... comm module to
9 'define MAX_NET_WIDTH 24 // I
10 'define MAX_NET_DEPTH 4 // D
11 'define INPUT_WIDTH 16
                          // N
12 `define WEIGHT_WIDTH 24
                            // M
13 'define SHIFT_1 3 //S1
14 'define SHIFT_2 1 //S2
15 `define DEBUG_WIDTH 8
                             // E
16 'define MAX_DEBUG_MSGS 9 // E_max
17 define BITS_PER_STREAM 80
18 'define DSP_SLICES 740 // Based on # DSP slices
19 // Same as PARAM I I M1 `define MAX WEIGHT BITS PER STEP
... `MAX_NET_WIDTH*`MAX_NET_WIDTH*`WEIGHT_WIDTH+`MAX_NET_WIDTH //
... This is the logical max weights. With 24 width, 4 depth, we
... know the output of min. `MIN(`DSP_SLICES * `WEIGHT_WIDTH,
... `MAX_NET_WIDTH*`MAX_NET_WIDTH*`WEIGHT_WIDTH+`MAX_NET_WIDTH)
20 `define MAX_PARALLELISM `MAX_NET_WIDTH //theoretical max is
... $sqrt(`DSP_SLICES) = 27, but 24 now as we only do entire layers
... in a compute steps
21
22 // Bit widths
23 `define BTW_MAX_NET_WIDTH $clog2(`MAX_NET_WIDTH)
24 `define BTW_MAX_NET_DEPTH $clog2(`MAX_NET_DEPTH)
25 `define BTW_MAX_PARALLELISM $clog2(`MAX_PARALLELISM)
26 `define BTW_MAX_WEIGHTS_PER_STEP
... $clog2(`MAX_WEIGHT_BITS_PER_STEP)
27 `define BTW_BITS_PER_STREAM $clog2(`BITS_PER_STREAM)
28
29 // Derived Parameters
30 'define PARAM I M ('MAX NET WIDTH* WEIGHT WIDTH) // I*M
31 `define PARAM_I_N (`MAX_NET_WIDTH*`INPUT_WIDTH) // I*N
32 `define PARAM_I_D_N
... (`MAX_NET_WIDTH*`MAX_NET_DEPTH*`INPUT_WIDTH) // I*N
```

```
33 'define PARAM E EM ('DEBUG WIDTH*'MAX DEBUG MSGS) // E*E max
34 // Subtract 24 to account for header, parallelism, max_node
... data in first data packet
35 'define STREAM_WEIGHT_OVERLAP
... ((`PARAM_I_M1-(`BITS_PER_STREAM-(8+24+24))) %
... (`BITS_PER_STREAM-8) == 0 ? `BITS_PER_STREAM-8 :
... (`PARAM I M1-(`BITS PER STREAM-(8+24+24))) %
... (`BITS_PER_STREAM-8)) // Overlap into last packet stream for
... weight data
36 `define NODES PER STREAM OVERLAP `STREAM WEIGHT OVERLAP % 8
37 'define STREAM INPUT OVERLAP ('PARAM I N % ('BITS PER STREAM-8)
... == 0) ? `BITS_PER_STREAM-8 : (`PARAM_I_N %
... (`BITS_PER_STREAM-8)) // Overlap into last packet stream for
... inputs data
38 `define STREAMS_PER_OUTPUTS (`CEIL(`PARAM_I_N,
... `BITS_PER_STREAM-8))
39 'define PACKETS PER STREAM ('BITS PER STREAM/8)
40 'define TOTAL BITS PER STREAM ('PACKETS PER STREAM*10) // Bits
... per stream including start and stop bits
41 // Derived Parameters
42 'define PARAM I I ('MAX NET WIDTH * 'MAX NET WIDTH)
... //interconnect of 2 layers
43 `define PARAM_I_I_N (`MAX_NET_WIDTH*`PARAM_I_N)
44 `define PARAM_I_M1 (`MAX_NET_WIDTH*(`WEIGHT_WIDTH+1))
... I*(M+1) := Weight/Threshold bits per node
45 `define PARAM_I_I_M (`MAX_NET_WIDTH*`PARAM_I_M) // I^2*(M) :=
... Weight bits per layer
46 `define PARAM_I_I_M1 (`MAX_NET_WIDTH*`PARAM_I_M1) //
... I^2*(M+1) := Weight/Threshold bits per layer
47 `define PARAM N M (`INPUT WIDTH +`WEIGHT WIDTH) // N+M
48 `define PARAM_N_M_S1 (`PARAM_N_M - `SHIFT_1) // N+M-S1
49 `define PARAM_N_M_S1_I (`PARAM_N_M_S1 * `MAX_NET_WIDTH) //
... I(N+M-S1) //all the weights for one node
50 `define PARAM_N_M_S1_I_I (`PARAM_N_M_S1_I * `MAX_NET_WIDTH) //
... I(N+M-S1) //all the weights for one layer
51 `define PARAM_N_T (`INPUT_WIDTH*`NUM_MULTIPLIERS)
52
54 `define PARAM_N_M_LG_S1 (`PARAM_N_M + `CLOG2(`MAX_NET_WIDTH+1)
... - `SHIFT 1)
55 `define PARAM_N_M_LG_S1_S2 (`PARAM N M +
```

```
1 'timescale 1ns / 1ps
3 `include "master params.vh"
6 // Current implementation reads and writes a single node's
... weights per timestep
7 // During writing phase, expects all nodes in a layer to have
... weights sent in-order
8 // TODO: Do we have to buffer write requests?
9 module memory controller(
      input clk,
      input reset,
11
      input write_weights_rdy,
12
      input rd_layer_en,
13
      input rd node en,
14
      input [`PARAM_I_M1-1:0] write_layer_weights, // Note that
15
  we currently expect a single node's weights + cutoff per
  write.
      input ['BTW MAX NET DEPTH-1:0] write layer id,
16
      input ['BTW MAX NET DEPTH-1:0] read layer id,
17
      input [`BTW_MAX_NET_WIDTH-1:0] read_node_id,
18
      input [`BTW_MAX_PARALLELISM-1:0] read_parallelism,
19
      output reg [`PARAM_I_I_M-1:0] read_weights,
20
      output reg [`PARAM_I_M-1:0] read_thresholds,
21
22
      output reg read_weights_rdy);
23
24
      localparam READS PER REQ = `MAX NET WIDTH;// Layer
... controller will send for each computation step. Currently this
  is all nodes in a layer.
      localparam WRITES_PER_NODE = 1; // Port width set to write
26
  all of a node's data at a time
      localparam STATE_WAITING = 0; // We are not waiting for
27
  BRAM to finish reading. Inputs are monitored
      localparam STATE_READING = 1; // BRAM is reading into
28
  output buffer. All inputs ignored except reset
      localparam STATE_WRITING = 2;
29
30
31
      //wire bram_start_addr = read_layer_id * `PARAM_I_M1 +
32
```

```
32... read node id*`WEIGHT WIDTH + read node id;
       wire ['BRAM BTW ADDR-1:0] bram start addr = read layer id
33
     `MAX NET WIDTH + read node id;
       reg [`BRAM_BTW_ADDR-1:0] bram_cur_addr;
34
       reg [$clog2(READS PER REQ):0] bram reads left;
35
       wire [`BRAM_WIDTH-1:0] cur_rd_weights;
36
37
38
       reg [1:0] state;
       reg last wr layer;
39
       reg cur wr layer;
40
       reg [`BRAM BTW ADDR-1:0] bram wr offset;
41
       reg [$clog2(WRITES PER NODE):0] bram writes left;
42
       reg [`PARAM_I_M1-1:0] cur_wr_weights;
43
       wire dummy_bram_busy;
44
45
       wire bram_en = bram_writes_left > 0 || bram_reads_left >
46
 ... 0;
47
       blk_width24_depth4 bram_inst (
48
         .clka(clk),
                                  // input wire clka
49
         .rsta(reset).
                                  // input wire rsta
50
         .ena(bram_en),
                              // input wire ena
51
         .wea(bram_writes_left > 0),
                                                      // input wire
52
   [0 : 0] write enable
53
         .addra(bram_cur_addr), // input wire [14 : 0] addra
         .dina(cur_wr_weights[`BRAM_WIDTH-1:0]), // input wire
54
   [374 : 0] dina
         .douta(cur_rd_weights),// output wire [374 : 0] douta
55
         .rsta_busy(dummy_bram_busy) // dummy reset busy. Assume
56
   we don't care about this for now
       );
57
58
       always @(posedge clk) begin
59
            if (reset) begin
60
                read_weights_rdy <= 0;
61
                state <= STATE WAITING;</pre>
62
                cur_wr_layer <= 0;
63
                last_wr_layer <= 1;</pre>
64
                bram_writes_left <= 0;</pre>
65
                bram reads left <= 0;
66
                bram cur addr <= 0;
67
```

```
68
            end else begin
                case (state)
69
                STATE WAITING: begin
70
                     if (write_weights_rdy) begin
71
                         // Write layer weights `PARAM_I_M bits to
72
   BRAM
                         // Reset layer offset if we are writing
73
   nodes in a new layer
                         if (last wr layer != write layer id) begin
74
                              bram wr offset <= 0;
75
                              last wr layer <= write layer id;
76
77
                         end
                         cur_wr_layer <= write_layer_id;</pre>
78
                         cur_wr_weights <= write_layer_weights;</pre>
79
                         bram_writes_left <= WRITES_PER_NODE;</pre>
80
                         state <= STATE WRITING;</pre>
81
                     end else if (rd_node_en) begin
82
                         // Addresses BRAM using layer id, node id,
83
   and parallelism
                         bram_cur_addr <= bram_start_addr;</pre>
84
85
                         bram reads left <= READS PER REQ;</pre>
                         // Prefill output weight and thresholds to
86
   account for layers that do not read to fill the buffer
                         // NOTE: that this neuron id check only
87
   works because we do a full layer per computation step
                         if (read_node_id == 0) begin
88
                              read_weights <= 0;
89
                              read_thresholds <= 0;</pre>
90
91
                         end
92
                         state <= STATE_READING;</pre>
                     end else begin
93
                         if (read_weights_rdy) read_weights_rdy <=</pre>
94
   0;
95
                     end
                end
96
                STATE READING: begin
97
                     // delay first read from bram by a cycle due
98
   to delay
                     if (bram_reads_left != READS_PER_REQ) begin
99
                         if (bram_reads_left == 0) begin
100
                              state <= STATE WAITING;</pre>
101
```

```
102
                              read_weights_rdy <= 1;</pre>
103
                         end
                         // least significant weight of every node
104
   is the cutoff
                          read_weights <=
105
   {cur_rd_weights[`BRAM_WIDTH-1:`WEIGHT_WIDTH],
   read_weights[`PARAM_I_I_M-1:`BRAM_WIDTH-`WEIGHT_WIDTH]};
                          read_thresholds <=
106
   {cur rd weights[`WEIGHT WIDTH-1:0],
   read_thresholds[`PARAM_I_M-1:`WEIGHT_WIDTH]};
107
                         bram_cur_addr <= bram_cur_addr +</pre>
   1;//`BRAM_WIDTH;
                     end
108
                     bram_reads_left <= bram_reads_left - 1;</pre>
109
110
                end
                 STATE_WRITING: begin
111
                     if (bram_writes_left == 1) state <=</pre>
112
   STATE_WAITING;
                     cur_wr_weights <= cur_wr_weights >>
113
    BRAM_WIDTH;
114
                     bram_writes_left <= bram_writes_left - 1;</pre>
                     bram_cur_addr <= bram_cur_addr +
115
   1;//`BRAM_WIDTH;
                 end
116
                 default: ;
117
                 endcase
118
            end
119
        end
120
121
122 endmodule
123
```

```
1 'timescale 1ns / 1ps
3 `include "master params.vh"
5 // General pool module to support input pool and
... parallelism/max_node_id pools
6 // This can be split into two specialized pool as some
  functionality only exists for the former/latter
  module pool #(DATA WIDTH = `BTW MAX PARALLELISM) (
7
      input clk,
8
      input reset,
9
      input write_en, // Initial write enable
10
      input [DATA_WIDTH-1:0] write_data, // Initial write data
11
      input read_en, // read enable. asserts index is valid
12
      input [`BTW_MAX_NET_DEPTH-1:0] index, // write/read index
13
      output reg data rdy,
14
      output reg [DATA_WIDTH-1:0] read_data // output data
15
      ):
16
17
      reg [(`MAX_NET_WIDTH*DATA_WIDTH)-1:0] storage;
18
      always @(posedge clk) begin
19
           if (reset) begin
20
               storage <= 0;
21
               data_rdy <= 0;
22
           end else begin
23
               if (write en) begin
24
                   storage[index*DATA_WIDTH +: DATA_WIDTH] <=</pre>
25
  write_data;
                end else if (read en) begin
26
                   read_data <= storage[index*DATA_WIDTH +:
27
  DATA WIDTH];
                   data_rdy <= 1;
28
                end else if (data_rdy) begin
29
                   data_rdy <= 0;</pre>
30
                end
31
           end
32
      end
33
34 endmodule
36 module input pool(
      input clk,
37
```

```
38
      input reset,
      input comm_write_en, // Initial write enable
39
      input cntrl_pool_transfer, // Transfer output pool to
  input pool
      input [`PARAM_I_N-1:0] comm_data, // Initial write data
41
       input [`PARAM_I_N-1:0] output_pool_data, // Intermediate
42
  data to overwrite
      output reg [`PARAM_I_N-1:0] read_data, // output data
43
      output reg read data rdy
44
      );
45
46
      always @(posedge clk) begin
47
           if (reset) begin
48
               read data <= 0;
49
               read_data_rdy <= 0;</pre>
50
           end else begin
51
               if (comm_write_en | cntrl_pool_transfer) begin
52
                   read data <= (cntrl pool transfer) ?
53
  output_pool_data : comm_data;
                   read data rdy <= 1;
54
               end else if (read_data_rdy) read_data_rdy <= 0;</pre>
55
           end
56
      end
57
58 endmodule
59
60 module output pool(
       input clk,
61
62
       input reset,
      input write en,
63
      input [`BTW_MAX_PARALLELISM-1:0] parallelism,
      input [`BTW_MAX_NET_WIDTH-1:0] max_node_id,
      input [`PARAM_I_N-1:0] write_data,
66
      output reg ['PARAM_I_N-1:0] cur_outputs,
67
      output reg done_layer // Calculated by layer controller.
68
  Output here should matche for debugging
      );
69
70
      integer i;
71
      reg [`BTW_MAX_NET_WIDTH-1:0] cur_write_node;
72
      always @(posedge clk) begin
73
           if (reset) begin
74
```

```
75
                cur_outputs <= 1;
                cur_write_node <= 0;
76
                done_layer <= 0;</pre>
77
            end else if (write_en) begin
78
                //cur_outputs <= \{\{(`PARAM_I_N-24-8)\{1'b1\}\},\
79
   {3'b0, cur_write_node}, {3'b0, parallelism}, {3'b0,
   max_node_id}, 8'b00};
                //done_layer <= 1;</pre>
80
                // partial layer output write to cur outputs based
81
   on data and parallelism
                for (i = 0; i < MAX NET WIDTH; i = i + 1) begin
82
                     if (i >= cur_write_node && i < cur_write_node</pre>
83
   + parallelism && i <= max_node_id) begin
                         // Update new node outputs
84
                         cur_outputs[i*`INPUT_WIDTH +:
85
   `INPUT WIDTH] <=
   write_data[`INPUT_WIDTH*(i-cur_write_node)+:`INPUT_WIDTH];
                     end else if (i >= cur_write_node) begin
86
87
                         // Zero future node outputs. This handles
   zeroing outputs that are never written
88
                          cur_outputs[i*`INPUT_WIDTH +:
    INPUT_WIDTH] <= 'b0;</pre>
89
                     end
90
                end
                if (cur_write_node + parallelism <= max_node_id)</pre>
91
   begin
                     cur_write_node <= cur_write_node +</pre>
92
   parallelism;
                end else begin
93
94
                     cur_write_node <= 0;
                     done_layer <= 1;
95
96
                end
97
            end else if (done_layer) begin
                done_layer <= 0;
98
            end
99
100
       end
101 endmodule
102
```

```
1 `include "master params.vh"
2
3 /*
4
5 SPECIFICATION:
7 assert inputReady
8 next cycle data has to be ready to latch (must be held only
... for that cycle)
9 when outputReady is asserted the data will be available on
... dataOut
10 (same clock cycle) and will remain until inputReady is
... asserted again
12 reset does not need to be called before this, and there is no
... mechanism
13 to clear garbage data because it is not needed in the use-case
14
15 */
16
17 module TreeAdder24
18
19
      input clk,
      input reset,
20
      input [`PARAM_N_M_S1_I-1:0] data,
21
22
      input inputReady,
      output outputReady,
23
24
      output reg [`PARAM_N_M_S1+3:0] dataOut
      );
25
26
      //Tree-layout adder, log delay
27
      //sumA layer 0
28
      reg signed [`PARAM_N_M_S1:0] sumA00;
29
      reg signed [`PARAM_N_M_S1:0] sumA01;
30
31
       reg signed [`PARAM_N_M_S1:0] sumA02;
       reg signed [`PARAM_N_M_S1:0] sumA03;
32
33
       reg signed [`PARAM_N_M_S1:0] sumA04;
       reg signed [`PARAM N M S1:0] sumA05;
34
      reg signed ['PARAM N M S1:0] sumA06;
35
       reg signed ['PARAM N M S1:0] sumA07;
36
37
```

```
38
      //sumA layer 1
      reg signed [`PARAM_N_M_S1+1:0] sumA10;
39
      reg signed ['PARAM N M S1+1:0] sumA11;
40
      reg signed [`PARAM_N_M_S1+1:0] sumA12;
41
      reg signed [`PARAM N M S1+1:0] sumA13;
42
43
      //sumA layer 2
44
45
      reg signed [`PARAM_N_M_S1+2:0] sumA20;
      reg signed ['PARAM N M S1+2:0] sumA21;
46
47
      //sumA layer 3
48
      reg signed [`PARAM_N_M_S1+3:0] sumA3;
49
50
51
52
      //sumB latch 0
      reg signed ['PARAM N M S1:0] sumB00;
53
54
      reg signed [`PARAM_N_M_S1:0] sumB01;
55
      reg signed [`PARAM N M S1:0] sumB02;
      reg signed [`PARAM_N_M_S1:0] sumB03;
56
57
      //sumB latch 1
58
      reg signed [`PARAM_N_M_S1:0] sumB10;
59
      reg signed [`PARAM_N_M_S1:0] sumB11;
      reg signed [`PARAM_N_M_S1:0] sumB12;
61
      reg signed [`PARAM_N_M_S1:0] sumB13;
62
63
64
65
      //sumB layer 1
      reg signed ['PARAM N M S1+1:0] sumB20;
66
      reg signed [`PARAM_N_M_S1+1:0] sumB21;
67
68
      //sumB layer 2
69
      reg signed [`PARAM_N_M_S1+2:0] sumB3;
70
71
72
      reg active = 0;
73
74
      reg [3:0] cycleCount = 3'b0;
      assign outputReady = cycleCount == 3'd5;
75
76
77
      always @(posedge clk) begin
           if(reset | inputReady) begin
78
```

```
cycleCount <= 3'b0;
79
                active <= inputReady;
80
           end
81
           else if(active) begin
82
                cycleCount <= cycleCount + 1;</pre>
83
                if(cycleCount == 3'd4) active <= 0; //will be 5</pre>
84
   next round, we are done
85
               //sumA data latch
86
                sumA00 <= data[`PARAM N M S1 *(0) +:
87
    PARAM N M S1] + data['PARAM N M S1 *(1) +: 'PARAM N M S1];
                sumA01 \le data[PARAM N M S1 *(2) +:
88
    PARAM_N_M_S1] + data[`PARAM_N_M_S1 *(3) +: `PARAM_N_M_S1];
                sumA02 \le data[PARAM N M S1 *(4) +:
89
    PARAM_N_M_S1] + data[`PARAM_N_M_S1 *(5) +: `PARAM_N_M_S1];
                sumA03 <= data[`PARAM N M S1 *(6) +:
90
    PARAM_N_M_S1] + data[`PARAM_N_M_S1 *(7) +: `PARAM_N_M_S1];
                sumA04 <= data[`PARAM N M S1 *(8) +:
91
    PARAM N M S1] + data[`PARAM N M S1 *(9) +: `PARAM N M S1];
                sumA05 <= data[`PARAM_N_M_S1 *(10) +:
92
    PARAM_N_M_S1] + data[`PARAM_N_M_S1 *(11) +: `PARAM_N_M_S1];
                sumA06 \le data[`PARAM N M S1 *(12) +:
93
    PARAM N M S1] + data[`PARAM N M S1 *(13) +: `PARAM N M S1];
                sumA07 \le data[`PARAM_N_M_S1 *(14) +:
94
    PARAM_N_M_S1] + data[`PARAM_N_M_S1 *(15) +: `PARAM_N_M_S1];
95
               //sumB data latch
96
                sumB00 \le data[`PARAM_N_M_S1 *(16) +:
97
    PARAM N M S1] + data[`PARAM N M S1 *(17) +: `PARAM N M S1];
                sumB01 <= data[`PARAM N M S1 *(18) +:
98
    PARAM N M S1] + data['PARAM N M S1 *(19) +: 'PARAM N M S1];
                sumB02 \le data[`PARAM_N_M_S1 *(20) +:
99
    PARAM_N_M_S1] + data[`PARAM_N_M_S1 *(21) +: `PARAM_N_M_S1];
                sumB03 \le data[`PARAM_N_M_S1 *(22) +:
100
    PARAM_N_M_S1] + data[`PARAM_N_M_S1 *(23) +: `PARAM_N_M_S1];
101
                //sumB layer 1 ( latch to keep pipeline uniform )
102
                sumB10 <= sumB00;
103
                sumB11 <= sumB01;
104
                sumB12 <= sumB02;
105
106
                sumB13 <= sumB03;
```

```
107
                 //sumA layer 1
108
                  sumA10 <= sumA00+sumA01;
109
                  sumA11 <= sumA02+sumA03;
110
                  sumA12 <= sumA04+sumA05;
111
                  sumA13 \le sumA06 + sumA07;
112
113
114
                 //sumA layer 2
                 sumA20 <= sumA10+sumA11;</pre>
115
                  sumA21 <= sumA12+sumA13;</pre>
116
117
                 //sumA layer 3
118
                 sumA3 <= sumA20+sumA21;</pre>
119
120
121
                 //sumB layer 2
                  sumB20 <= sumB10 + sumB11;
122
123
                  sumB21 <= sumB12 + sumB13;
124
                 //sumB layer 3
125
                  sumB3 <= sumB20 + sumB21;</pre>
126
127
                 //final Sum (layer 4)
128
129
                 dataOut <= sumA3 + sumB3;</pre>
130
             end
131
        end
132 endmodule
133
```

```
1 `include "master params.vh"
3 // Modifications from base:
4 // Parameterized uart interface to support variable packet
... stream size
6 //115200 * 16 oversampling = 1843200 samples / sec
7 //1000000000 hz / N = 1843200 hz
8 //N ~=~ 54 (54.253)
9 // TODO: test max baud
10 module uart_clkdiv //to account for non blocking assignment
... timing
11
      (input clk,
      input reset,
12
      output clk_out);
13
14
      localparam TARGET = 'd54;
15
      reg [8:0] count; //9 bits needed to store values up to and
16
  including TARGET
17
      assign clk_out = (count == 9'b0);
18
      always @(posedge clk) begin
19
           if (reset) begin
20
               count <= 0;
21
           end else begin
22
               if(count == TARGET-1) count <= 9'b0;</pre>
23
               else count <= count + 1;
24
25
           end
      end
26
27 endmodule
29 // 10 packets per stream. 8 bits per packet
30 `define BITS_PER_STREAM 80
31 //2ms hold constraint:
32 //115200 hz ^-1 = 5.425 E -7 sec / cycle
33 //5.425 E -7 * NUM_CYCLES = .002 sec
34 //VERIFy_SAMPLES = NUM_CYCLES ~=~ 230 ( = 230.4 ) (8 bits
... needed to store)
35
36 module uart rx
37
       (input clk,
```

```
38
      input uart_clk,
      input reset,
39
      input signal,
40
      input verifyStopBit, //for debugging purposes, negative
41
  logic
      output reg [`BITS_PER_STREAM-1:0] data_out,
42
      output reg ready = 0); //THIS IS A PULSE
43
44
      localparam VERIFY SAMPLES = 'd230;
45
46
      localparam S_VERIFY_HIGH = 0;
47
      localparam S WAITING = 1;
48
      localparam S LISTENING = 2;
49
      localparam S_VERIFYSTOP = 3;
50
51
      reg [1:0] state;
52
53
       reg [7:0] tempData;
54
       reg [7:0] timingCounter;
      reg [2:0] bitCounter; //counts how many bits sampled
55
       reg [3:0] cycleCounter; //counts how many cycles have
56
  passed
       reg [`BITS PER STREAM-1:0] data;
57
58
59
      always @(posedge clk) begin
60
           if (reset) begin
61
               state <= 2'b0;
62
63
               tempData <= 8'b0;
               timingCounter <= 12'b0;
64
               bitCounter <= 3'b0;
               cycleCounter <= 3'b0;
66
               data <= 'b0;
67
68
               data_out <= -1;
               ready <= 0;
69
70
           end else if (uart_clk) begin
               case(state)
71
72
                   S_VERIFY_HIGH: begin
73
                        ready <= 0;
                        if(signal) begin
74
                            if(timingCounter == VERIFY_SAMPLES)
75
... begin //will be 307 on next cycle
```

```
76
                                  state <= S_WAITING; //we have
   verified we are not in the middle of data transmission, go to
   wait state
                                   if(cycleCounter >= 'd9) begin
77
                                      cycleCounter <= 3'b0;
78
79
                                   timingCounter <= 12'b0;
80
                              end
81
                              else timingCounter <= timingCounter +</pre>
82
 ... 1;
83
                          else timingCounter <= 12'b0;</pre>
84
                     end
85
                     S_WAITING: begin
86
                          if(~signal) begin //signal has gone low
87
                              if(timingCounter == 'd7) begin //will
88
   be 8 the next cycle, start sampling
                                   state <= S_LISTENING;</pre>
89
                                   timingCounter <= 'd0;
90
91
                              end
92
                              else timingCounter <= timingCounter +</pre>
   1;
                          end
93
                          else timingCounter <= 12'b0; //likely</pre>
94
   noise, keep waiting for data transmission start
95
                     end
                     S_LISTENING: begin
96
                          if(timingCounter == 12'd15) begin
97
                              timingCounter <= 'd0;
98
                              tempData <= {signal,tempData[7:1]};</pre>
99
                              if(bitCounter == 'd7) begin // this
100
   cycle is the 8th bit, we're done
                                   state <= S_VERIFYSTOP;</pre>
101
                                   bitCounter <= 3'b0;
102
                              end
103
                              else bitCounter <= bitCounter + 1;</pre>
104
                          end
105
                          else timingCounter <= timingCounter + 1;</pre>
106
107
                     end
                     S VERIFYSTOP: begin
108
                          if(timingCounter == 12'd15) begin
109
```

```
110
                              timingCounter <= 12'b0;
                              if(verifyStopBit | signal) begin//stop
111
   bit found, data valid (or debug enabled)
                                   data <=
112
   {tempData,data[`BITS_PER_STREAM-1:8]};
                                   tempData <= 0;
113
                                   if(cycleCounter == 'd9) begin
114
                                       ready <= 1; //this is the 10th
115
   byte, send ready pulse
                                       data out <=
116
   {tempData,data[`BITS_PER_STREAM-1:8]};
117
                                       state <= S_VERIFY_HIGH;</pre>
                                   end
118
                                   else state <= S_WAITING;</pre>
119
                                   cycleCounter <= cycleCounter + 1;</pre>
120
                              end
121
                              else state <= S_WAITING;</pre>
122
                          end
123
                          else timingCounter <= timingCounter +1;</pre>
124
125
                     end
126
                     default: state <= S_VERIFY_HIGH;</pre>
                 endcase
127
            end else if (ready == 1) ready <= 0;</pre>
128
        end
129
   endmodule
130
131
132 module uart_tx(
        input clk,
133
        input reset,
134
135
        input en,
        input [`TOTAL_BITS_PER_STREAM-1:0] start_data,
136
        output reg xmit_data,
137
138
        output reg done);
139
        localparam SEND_RATE = 16;
140
        localparam DELAY = 100; // UART cycles to wait before
141
   sending data. Possible bug in delay from computer send inputs
   to waiting for outputs
        localparam N = 868;
142
143
        reg signed [`TOTAL_BITS_PER_STREAM-1:0] shift_data;
144
```

```
145
        reg [`CLOG2(`TOTAL_BITS_PER_STREAM)-1:0] cntr;
        reg [9:0] downsampler; // xmit_clk is the 16x sample clock
146
   from receiver. Need to send slower.
        reg [9:0] delay;
147
        reg [9:0] trans_cntr; // 100 Mhz * n = 115200 hz => n =
148
   1000000000/115200 = 868
149
        always @(posedge clk) begin
150
            if (reset) begin
151
152
                xmit_data <= 1;
                 cntr <= `TOTAL_BITS_PER_STREAM;</pre>
153
                 shift_data <= start_data;</pre>
154
                 done <= 0;
155
                 downsampler <= 0;//SEND_RATE;</pre>
156
                 delay <= DELAY;
157
                 trans cntr <= N-1;
158
            end else if (trans_cntr == 0) begin//(xmit_clk && cntr
159
     0) begin
                 trans_cntr <= N-1;
160
                 if (delay == 0) begin
161
162
                     //if (downsampler == 0) begin
                          //downsampler <= SEND_RATE;</pre>
163
                          cntr <= cntr - 1;
164
                          xmit_data <= shift_data[0];</pre>
165
                          shift_data <= shift_data >>> 1;
166
                          if (cntr == 1) done <= 1;
167
                     // end else begin
168
                        // downsampler <= downsampler - 1;</pre>
169
                     // end
170
171
                 end else
                      delay <= delay - 1;
172
            end else if (done) begin
173
174
                done <= 0;
            end else if (en) begin
175
                trans_cntr <= trans_cntr - 1;
176
            end
177
        end
178
179
180 endmodule
181
```

Appendix B: Python Visualization Code

(Note: Solutions to the 6.034 lab assignment have been intentionally omitted. These are not key files in interfacing the FPGA neural network with the "training.py" script that is given as part of the 6.034 starting lab material, which has been modified to suit this project.)

Main Script (app.py)

```
1 from comm import pc uart
2 from ctypes import c_uint8
3 import random
4 import sys
5 import time
6 import labinterface
7
8 TESTPRINT = False
9 def TP(*args):
       if TESTPRINT:
10
           TP(*args)
12 # Matched with communication_module.v for MODE values expected
... in packet headers
13 class stream_types(): #ENUM
      WEIGHTS = 0
14
      INPUTS = 1
15
      OUTPUT = 2
16
      DEBUG = 3
17
18
19 MAX_NET_WIDTH = 24
20 MAX NET DEPTH = 4
21 NUM LAYERS= 1
22 CRC_EN = 0
23 WEIGHT_WIDTH = 24
24 INPUT_WIDTH = 16
25 NUM NODES = [15]
26 parallelism = [15]
27
28 # ensure this is 0 padded in actual implementation
29 test_weights = [NUM_NODES[i] * [(MAX_NET_WIDTH+1)*[1]] for i
... in range(len(NUM NODES))]
30 max_node = [NUM_NODES[i]-1 for i in range(len(NUM_NODES))]
31 # 24 nodes, each has weight array [cutoff=1, weight_0 = 1,
..., weight_23 = 1]
32 test_inputs = 12*[0x20,0x20] #range(15)
33 uart_ifc = None
34
35 def make_header(data_type, header_data):
      header = (data_type | (CRC_EN << 2) | (header_data <<
... 3)).to bytes(1, byteorder='little')
      return header
37
```

```
38
39 def get_size(data_type):
      if data_type == stream_types.WEIGHTS:
40
41
           return 3
      if data_type == stream_types.INPUTS:
42
43
           return 2
       if data_type == stream_types.DEBUG:
44
           return 1
45
46
  def ceil div(a, b):
      return -(-a // b)
48
49
50 def create_send_stream(data_type, header_data, data_bytes):
      global uart_ifc
51
      header_bytes = make_header(data_type, header_data)
52
      packet stream = header bytes + data bytes
53
      uart_ifc.send_stream(packet_stream)
54
55
56 # def send_data_array(data_type, header_data, data_arr):
         data i = 0
57 #
58 #
         # check data being sent is a multiple of packet size
59 #
         packets_per_num = get_size(data_type)
60 #
         increment = 9 // packets_per_num
         overlap = 9 % packets_per_num
61 #
62 #
63 #
        while data_i + increment <= len(data_arr):</pre>
             data_bytes = [i.to_bytes(get_size(data_type),
64 #
  byteorder='little') for i in
  data arr[data i:data i+increment]]
             if overlap > 0:
                 overlap start = data i + increment
66 #
                 overlap_end = data_i + increment + overlap
67 #
68
                 data_bytes += [i.to_bytes(get_size(data_type),
  byteorder='little') for i in
69 #
  data_arr[overlap_start:overlap_end]]
                 data_i += overlap
70 #
71 #
             TP(str(data bytes))
             create_send_stream(data_type, header_data,
... data_bytes)
73 #
             data_i += increment
```

```
# handle leftover
74 #
         leftover = len(data_arr) - data_i - 1
75 #
         if leftover > 0:
             TP(leftover)
77 #
             data = data arr[data i:data i+leftover] +
78
   (9-leftover)*[0]
             TP(str(data))
79 #
80 #
             create_send_stream(data_type, header_data, data)
81
   def send data array(data type, header data, data arr):
       # check data being sent is a multiple of packet size
83
       data_bytes = b''.join([i.to_bytes(get_size(data_type),
84
   byteorder='little', signed=True) for i in data_arr])
       TP("DATA (" +str(len(data_arr)) + ") = " + str(data_arr))
85
       TP("DATA_BYTES (" + str(len(data_bytes)) + ") = " +
86
   str(data bytes))
       overlap = len(data_bytes) % 9
87
       i = 0
88
       while i + 9 < len(data_bytes):</pre>
89
           stream data bytes = data bytes[i:i+9]
90
           TP("STREAM DATA BYTES = " + str(stream data bytes))
91
           create send stream(data type, header data,
   stream data bytes)
           i += 9
93
       # handle leftover
94
       if overlap > 0:
95
           TP("overlap = " + str(overlap))
96
97
           data = data_bytes[-overlap:] + (9-overlap)*b'\x00'
           TP(str(data))
98
           create_send_stream(data_type, header_data, data)
   def get outputs():
100
       global uart_ifc
101
102
       outputs = b'
       while len(outputs) < ceil_div(MAX_NET_WIDTH*INPUT_WIDTH,
103
   8):
           streams = uart ifc.rec stream()
104
           if streams:
105
                for stream in [streams[i:i+10] for i in range(0,
106
   len(streams), 10)]:
                    TP(str(stream[1:].hex()))
107
108
                    outputs += stream[1:]
```

```
109
           else:
                return None
110
       #grouped_bytes = [[outputs[i+1:i+2] + outputs[i:i+1]] for
111
   i in range(0,len(outputs),2)]
       grouped_bytes = [[outputs[i:i+1] + outputs[i+1:i+2]] for i
112
   in range(0,len(outputs),2)]
       TP('[{}]'.format(', '.join(x[0].hex() for x in
113
   grouped bytes)))
       outputs = [int.from_bytes(b''.join(q), byteorder='little',
114
   signed=True) for g in grouped_bytes]
115
       return outputs[0:24]
  def main():
116
       global uart_ifc
117
       if len(sys.argv) < 2:
118
           TP("Please pass part of port name to connect to. E.g.
119
   COM7")
            return -1
120
       uart ifc = pc uart()
121
       if uart_ifc.setup(str(sys.argv[1])) == False:
122
           TP("Exiting...")
123
124
            return -1
       # WEIGHTS
125
126
       try:
            TP("Generating weights")
127
           #while(True):
128
                 uart_ifc.send_stream(b''.join([int(0).to_bytes(1,
129
   byteorder='little', signed=True)] + 9*[int(0).to_bytes(1,
   byteorder='big')]))
                 time.sleep(0.5)
130
131
           ## generate weight array
           weight data = [NUM LAYERS*[]]
132
            for i in range(NUM_LAYERS):
133
134
                weight_data[i] = [parallelism[0], max_node[0]]
                for j in range(NUM_NODES[i]):
135
                    weight_data[i] += test_weights[i][j]
136
           TP("Sending weights" + str(test_weights))
137
            for layer_id in range(NUM_LAYERS):
138
                send data array(stream types.WEIGHTS, layer id,
139
   weight_data[layer_id])
           TP("Sending inputs")
140
            send_data_array(stream_types.INPUTS, 0, test_inputs)
141
```

```
TP("Sending debug send done packet")
142
            send data array(stream types.DEBUG, 0, [0])
143
           TP("Waiting for outputs...")
144
           # Wait for outputs
145
            outputs = get outputs()
146
            TP("outputs = " + str(outputs))
147
       finally:
148
           TP("Closing serial port")
149
            uart_ifc.close()
150
151 def verify_TestNet():
       \#inputs = [12*[1<<5,1<<5]]
152
       inputs = [[0,0]]
153
       #weights = 2*[7 * [(24)*[1]] + (24-7)* [24*[0]] for i in
154
   range(1)]
       weights = [[[-27, 40, 0], [-27, 40, 0], [-27, 40, 0]],
155
   [[24, 24, 24], [24, 24, 24], [0, 0, 0]], [[40, 40, 0], [0, 0, 0]]
   0], [0, 0, 0]]]
       \#thresh = 2*[24 * [1] + (24-7) * [24*[0]] for i in
156
   range(1)]
       thresh = [[17, 17, 17], [-6, -6, 0], [-11, 0, 0]]
157
158
       depth = len(thresh)
       inputs = [l + (24-len(l))*[0] for l in inputs]
159
       weights = [l + (24-len(l))*[0] for n in weights for l in
160
 ... n]
161
       thresh = [l + (24-len(l))*[0] for l in thresh]
       newNet = labinterface.TestNet(inputs, weights, thresh,
162
   depth)
       TP("Running on FPGA")
163
       run(inputs, weights, thresh, len(weights[0]), depth-1)
164
       newNet.printFstLayer()
165
       TP( '----
166
       newNet.printResults()
167
168 def run_rand():
       global uart_ifc
169
       if len(sys.argv) < 2:</pre>
170
            TP("Please pass part of port name to connect to. E.g.
171
 ... COM7")
            return -1
172
       uart_ifc = pc_uart()
173
       if uart_ifc.setup(str(sys.argv[1])) == False:
174
            TP("Exiting....")
175
```

```
176
            return -1
       # WEIGHTS
177
       try:
178
            newNet = labinterface.TestNet()
179
           TP("Generating weights")
180
           #while(True):
181
                 uart_ifc.send_stream(b''.join([int(0).to_bytes(1,
182
   byteorder='little', signed=True)] + 9*[int(0).to_bytes(1,
   byteorder='big')]))
                 time.sleep(0.5)
           #
183
           ## generate weight array
184
           # reverse weight to have correct ordering relative to
185
   lsb
           #weight_data.reverse()
186
            for layer_id in range(NUM_LAYERS):
187
                combined = [num nodes, num nodes-1] # parallelism
188
   and max node
                for i,l in enumerate(newNet.weights[layer_id]):
189
                    combined += [newNet.thresholds[layer_id][i]] +
190
   1
 ...
                    TP(str(combined))
191
                TP("Sending weights: " + str(combined))
192
                send_data_array(stream_types.WEIGHTS, layer_id,
193
   combined)
            TP("Sending inputs")
194
            newNet.printFstLayer()
195
            send_data_array(stream_types.INPUTS, 0,
196
   newNet.values[0])
           TP("Sending debug send done packet")
197
            send_data_array(stream_types.DEBUG, 0, [0])
198
           TP("Waiting for outputs...")
199
           # Wait for outputs
200
201
            outputs = get_outputs()
            TP("outputs = " + str(outputs))
202
           TP("Actual Results: ")
203
            newNet.printResults()
204
           TP("Results match? " + newNet.checkResults(outputs))
205
206
       finally:
207
           TP("Closing serial port")
208
            uart ifc.close()
209
```

```
210 def run(inputs, weights, thresholds, num_nodes, depth,
   port_name = "COM8"):
       single layer = depth == 1
211
       max_node = [num_nodes-1 for i in range(depth)]
212
            # WEIGHTS
213
       if uart_ifc is None:
214
            setup()
215
       try:
216
            TP("Generating weights")
217
            # reverse weight to have correct ordering relative to
218
   lsb
            #weight data.reverse()
219
            for layer_id in range(depth):
220
                combined = [num_nodes, num_nodes-1] # parallelism
221
   and max node
                for i,l in enumerate(weights[layer id]):
222
                    combined += [thresholds[layer_id][i]] + l +
223
   (24-len(1)) * [0]
                TP("Sending weights: " + str(combined))
224
                send_data_array(stream_types.WEIGHTS, layer_id,
225
   combined)
            TP("Sending inputs")
226
            inputs = inputs + (24-len(inputs)) * [0]
227
            TP(str(inputs))
228
            send_data_array(stream_types.INPUTS, 0, inputs)
229
            TP("Sending debug send_done packet")
230
            send_data_array(stream_types.DEBUG, 0, [0])
231
            TP("Waiting for outputs...")
232
            # Wait for outputs
233
234
            outputs = []
            if not single layer:
235
                for i in range(MAX_NET_DEPTH):
236
237
                    outputs.append(get_outputs())
            else:
238
                outputs.append(get_outputs())
239
            print("outputs (final first) = " + str(outputs))
240
            return outputs
241
242
243
       except:
            TP("Closing serial port")
244
245
            uart ifc.close()
```

```
246 def setup(port_name = "COM8"):
       global uart_ifc
247
       if port_name == "":
248
            TP("Please pass part of port name to connect to. E.g.
249
 ... COM7")
            return -1
250
       uart_ifc = pc_uart()
251
       if uart_ifc.setup(port_name) == False:
252
            TP("Exiting....")
253
            return -1
254
255 if __name__ == "__main__":
       setup()
256
       main()
257
       #t = labinterface.TestNet.run_working(0)
258
259
       #t[0].printResults()
       #verify_TestNet()
260
261
       #run_rand()
262
```

```
1 import serial.tools.list_ports
2 import sys
3 import time
4 from time import sleep
6 TESTPRINT = False
7 def TP(*args):
8
      if TESTPRINT:
          TP(*args)
9
10 #Version 2.7 or Above?
11 if sys.version info[0] >2:
      version3 = True
      kwargs = {'newline':''}
13
14 else:
      version3 = False
15
      kwargs = \{\}
16
17 def get_usb_port(port_name):
      usb_port = list(serial.tools.list_ports.grep("USB-Serial
  Controller"))
      if len(usb_port) == 1:
19
           print("Automatically found USB-Serial Controller:
20
  {}".format(usb_port[0].description))
           return usb_port[0].device
21
      else:
22
           ports = list(serial.tools.list_ports.comports())
23
           port_dict = {i:[ports[i],ports[i].vid] for i in
24
  range(len(ports))}
25
           usb_id=None
           for p in port_dict:
26
               print("{}: {} (Vendor ID:
27
  {})".format(p,port_dict[p][0],port_dict[p][1]))
               if port_name in port_dict[p][0]:
28
29
                   print("\tAbove Port Matches Argument:
  "+str(port_name))
                   usb_id = p
30
           if usb_id== None:
31
               return False
32
          else:
33
               print("USB-Serial Controller: Device {}".format(p))
34
               return port dict[usb id][0].device
36 class pc_uart:
```

```
def init (self):
37
           self._serial = None
38
      def setup(self, port_name):
39
           s = get_usb_port(port_name)
40
           if s:
41
               self._serial = serial.Serial(port = s,
42
                   baudrate=115200,
43
44
                   parity=serial.PARITY_NONE,
                   stopbits=serial.STOPBITS ONE,
45
                   bytesize=serial.EIGHTBITS,
46
                   timeout=None)
47
               print(self. serial)
48
               print("Serial Connected!")
49
               if self._serial.isOpen():
50
                    print(self._serial.name + ' is open...')
51
               return True
52
           else:
53
              print("USB-Serial Controller Not Found")
54
              return False
55
      def rec stream(self):
56
           data = []
57
           data = self._serial.read(10)
58
           TP("stream: " + str(data.hex()))
59
           if len(data) > 0:
60
               return data
61
           else:
62
               print("ERR: Received invalid packet stream")
63
64
               return None
           #sleep(3.0)
65
      def send_stream(self, stream):
66
           assert len(stream) == 10
67
           TP("STREAM_BYTES: " + str(stream))
68
           time.sleep(0.005) # hold constraint
69
           TP("# packets sent: " +
70
  str(self._serial.write(stream)))
      def close(self):
71
72
           self._serial.close()
73
```

```
1 import lab6, random, app, sys, time
2
3 def NNGet(net):
      """NeuralNet object -> lists"""
      neuronNameToPos = {}
5
      posToNeuronName = {}
6
      neurons = [[]]
7
8
      currLayerI = 0
      currNodeI = 0
9
      maxNodeI = 0
10
11
      #get neuron list
12
13
      currLayer = neurons[0]
      for neuron in net.topological_sort(True):
14
           for parentNode in net.get_incoming_neighbors(neuron):
15
               if parentNode in neurons[currLayerI]: #next layer
16
  found
17
                   currLayerI += 1
                   maxNodeI = max(maxNodeI,currNodeI)
18
                   currNodeI = 0
19
                   neurons.append([])
20
                   break
21
           if neuron !=-1:
22
               neurons[currLayerI].append(neuron)
23
               neuronNameToPos[neuron] = (currLayerI,currNodeI)
24
               posToNeuronName[(currLayerI,currNodeI)] = neuron
25
               currNodeI += 1
26
27
      #for layer in neurons: #zero pad to max size
28
      weights = [[[0]*maxNodeI for _ in range(maxNodeI)] for _
29
  in range(currLayerI)]
      thresholds = [[0]*maxNodeI for _ in range(currLayerI)]
30
31
      #Reference (copied from below)
32
33
      #values[1][2] -> layer, neuron
      #weights[1][2][3] -> layer, neuron, prevNeuron
34
      #thresholds[1][2] -> layer, neuron
35
36
      for wire in net.get wires():
37
           n0 = wire.startNode
38
           n1_layerI, n1_nodeI = neuronNameToPos[wire.endNode]
```

```
40
           n1_layerI -= 1 #shift array data left by 1, since
... there is nothing before the 0th layer, and this indexes by
  prev layer
           if n0 == -1: thresholds[n1_layerI][n1_nodeI] =
41
  -wire.weight
42
           else:
               n0 layerI, n0 nodeI = neuronNameToPos[n0]
43
               assert n0_layerI == n1_layerI #no +1 because we
44
  did a -1 above to n1 layerI
               weights[n1 layerI][n1 nodeI][n0 nodeI] =
45
  wire.weight
46
47
       return
  (neurons, weights, thresholds, maxNodeI, currLayerI,
  posToNeuronName)
  def FPGAFwdProp(net,inputs,run0nFPGA):
48
      """ return (final output, dict {neuron -> output}
49
50
      this function has to stall until the final outputs are
  ready"""
51
      if runOnFPGA is False: return
52
  lab6.forward_prop(net,inputs)
      else:
53
           neurons, weights, thresholds, numNodes, numLayers,
54
  posToNeuronName = NNGet(net)
55
           inputLayer = [int(i) for i in inputs.values()]
56
           DEBUG = True
57
           if DEBUG:
58
               print("n", neurons)
59
               print("w", weights)
60
               print("t",thresholds)
61
               print("i",inputLayer)
62
               print("params", numNodes, numLayers)
63
               print("pos -> neuron name",posToNeuronName)
64
65
           #_ = input("CALL FPGA HERE") #todo remove this
66
           # in case we only have single layer
67
           print(inputLayer)
           netOutputs = [inputLayer]
69
           port name = "COM8"
70
```

```
if True:
71
                cur_inputs = inputLayer
72
                for layer in range(numLayers):
73
                    outputs = app.run(cur_inputs, weights[layer:],
74
   thresholds[layer:], numNodes, 1, port_name)
                    if type(outputs) == int:
75
                        break
76
77
                    netOutputs.append(outputs[0])
                    cur inputs = outputs[0]
78
                    #time.sleep(0.05)
79
80
           else:
                netOutputs = app.run(inputLayer, weights,
   thresholds, numNodes, numLayers-1,
   port_name)#FPGA FUNCTIONCALL() #todo, returns a 1d list of raw
   neuron outputs
           if type(netOutputs) == int:
82
                print("FPGA forward propogation returned error: "
83
   + str(netOutputs))
                sys.exit("Please kill and restart after fixing the
84
   error")
85
           #make 2d list
           print(str(netOutputs))
86
           #netOutputs = [netOutputs[i:i+numNodes] for i in
87
   range(0, len(netOutputs), numNodes)]
           print(str(netOutputs))
88
           print(str(posToNeuronName))
89
           #make into dict
90
           values = {}#{neuron:output}
91
           for layerI in range(len(netOutputs)):
92
                for neuronI in range(len(netOutputs[layerI])):
93
                    if (layerI,neuronI) in posToNeuronName:
94
                        name = posToNeuronName[(layerI,neuronI)]
95
96
                        values[name] = netOutputs[layerI][neuronI]
97
           return (values[net.get_output_neuron()], values)
98
   class working_tests():
99
       inputs = [
100
            [12*[1<<5,1<<5]],
101
       1
102
       weights = [
103
           2*[5 * [(24)*[1]]  for i in range(1)],
104
```

```
]
105
       thresholds = [
106
            2*[5 * [1] for i in range(1)],
107
       1
108
109
  class TestNet():
110
       layerWidth = 24
111
       inputBitWidth = 16
112
       weightBitWidth = 24
113
       shift1 = 3
114
       shift2 = 1
115
       def __init__(self, inputs = None, weights = None,
116
   thresholds = None, depth=2):
            self.layerDepth = depth
117
            #create values and initialize first layer:
118
   values[1][2] -> layer, neuron
            if inputs is None:
119
120
                self.values =
   [[self.getRandomSigned(self.inputBitWidth) for _ in
   range(self.layerWidth)]]
121
           else:
                self.values = inputs
122
            #create weights: weights[1][2][3] -> layer, neuron,
123
   prevNeuron
            if weights is None:
124
                self.weights =
125
   [[[self.getRandomSigned(self.weightBitWidth) for _ in
   range(self.layerWidth)] for _ in range(self.layerWidth)] for _
   in range(self.layerDepth)]
126
            else:
                self.weights = weights
127
           #create thresholds for each neuron: thresholds[1][2]
128
   -> layer, neuron
            if thresholds is None:
129
                self.thresholds =
130
   [[self.getRandomSigned(self.weightBitWidth) for _ in
   range(self.layerWidth)] for _ in range(self.layerDepth)]
           else:
131
                self.thresholds = thresholds
132
            print(self.weights)
133
            print(self.values)
134
```

```
135
            print(self.thresholds)
136
            for i in range(1,self.layerDepth):
137
                currLayer = []
138
                self.values.append(currLayer)
139
                for currNeuron in range(self.layerWidth):
140
141
   currLayer.append(max(0,(sum([(self.weights[i][currNeuron][
   prevN] * self.values[i-1][prevN]) >> self.shift1 for prevN in
   range(self.layerWidth)]) >>
   self.shift2)+self.thresholds[i][currNeuron]))
       # Returns instances of this class containing either a
142
   specified or all working test cases
       def run_working(self, test_num = -1):
143
           # specific test case chosen
144
145
           new inst = []
            if test_num >= 0:
146
                new_inst = [TestNet(inputs =
147
   working_tests.inputs[test_num], weights =
   working tests.weights[test num],
148
                                   thresholds =
   working tests.thresholds[test_num])]
           else:
149
                for i in range(len(working_tests.inputs)):
150
151
   new_inst.append(TestNet(working_tests.inputs[i],
   working_tests.weights[i], working_tests.thresholds[i]))
            return new_inst
152
153
154
       @staticmethod
       def getRandomSigned(n): return
155
   random. randint (-(2**(n-1)), (2**(n-1))-1)
156
       def getFstLayer(self): return self.values[0]
157
158
       def checkResults(self,actualResult): return actualResult
159
   == self.values[-1]
160
       def printLayer(self,n): print("[" + ",".join([str(i) for i
161
   in self.values[n]]) + "]")
       def printFstLayer(self): self.printLayer(0)
162
```

Training

```
1 #!/usr/bin/env python3
2 # MIT 6.034 Lab 6: Neural Nets
3 # This file originally written by Joel Gustafson and Kenny
... Friedman
5 from __future__ import print_function
6 from sys import argv
7 from random import random, randint, shuffle
8 from time import sleep
9 from matplotlib import pyplot, cm
10 import numpy
11 # import tkinter
12 from lab6 import *
13 from neural_net_api import *
14 import labinterface
15 from math import ceil
16 AMP = 200 #positive data amplitude
17 STATIC_W = 30 #static weight used
18 ACCURACY = -20
19 MAX STEPS = 50
20
21 colormap = cm.get_cmap("plasma")
22 def multi_accuracy(desired_outputs, actual_outputs):
      pairs = []
23
      actual_outputs.sort()
24
      for d o in sorted(desired outputs):
25
           a_o = actual_outputs.pop(0)
26
27
          while a_o[0] != d_o[0]:
               a_o = actual_outputs.pop(0)
28
29
           pairs.append((d_o, a_o))
      total = sum(accuracy(a[1], b[1]) for a, b in pairs)
30
      return float(total) / len(pairs)
32 # Multi-point forward propagation
33 def multi_forward_prop(net, resolution=1, run0nFPGA = False):
34
      outputs = []
      data = []
35
      for i in range(resolution * 5):
36
           y = float(i) / resolution
37
           line = []
38
           for j in range(resolution * 5):
39
               x = float(j) / resolution
```

```
41
                 #result = forward prop(net,{'x': x, 'v': y})[0]
                 result = labinterface.FPGAFwdProp(net,{'x': x,
 42
       : y},run0nFPGA)[0]
                 if i % resolution == 0 and j % resolution == 0:
 43
                     outputs.append(((x, y), result))
 44
 45
                 line.append(result)
             data.append(line)
 46
        data = numpy.array(data)
 47
        pyplot.pcolor(data, cmap=colormap)
 48
        # pyplot.pcolor(data)
  49
        pyplot.pause(0.0001)
  50
        sleep(0.05)
  51
        return (sorted(outputs), data)
  52
  53 # Backward propagation
  54 def multi_update_weights(net, desired_outputs, width=5,
    height=5):
        shuffle(desired outputs)
 55
        for desired output in desired outputs:
  56
             input_values = {'x': desired_output[0][0], 'y':
  57
    desired output[0][1]}
  58
             #neuron_outputs = forward_prop(net, input_values)[1]
             neuron outputs =
  59
    labinterface.FPGAFwdProp(net,input_values,False)[1]
             net = update_weights(net, input_values,
 60
    desired_output[1], neuron_outputs)
             #TP([w.weight for w in net.get_wires()])
 61
        return net
  62
    def multi_back_prop(net, desired_outputs, resolution=1):
        actual outputs = multi forward prop(net, resolution)[0]
  65
        c = 0
        current accuracy = multi accuracy(desired outputs,
  66
    actual_outputs)
        TP("ii",c, current_accuracy)
  67
        while current_accuracy < ACCURACY:</pre>
 68
             net = multi_update_weights(net, desired_outputs)
 69
             actual outputs = multi forward prop(net,
 70
    resolution)[0]
             c += 1
 71
             current_accuracy = multi_accuracy(desired_outputs,
 72
  ... actual outputs)
            TP("ii",c, current_accuracy)
73
```

```
74
            if c > MAX STEPS: break
       return net
75
76 # Define neural nets
   def get_small_nn(w=None):
       if w is None:
78
            f = lambda: STATIC_W # 10 * (0.5 - random())
79
           w = [f() \text{ for } n \text{ in } range(9)]
80
       return NeuralNet(['x', 'y', -1], ['A', 'B', 'C']) \
81
            .join('x', 'A', w[0]).join('x', 'B', w[1]) \
82
           .join('y', 'A', w[2]).join('y', 'B', w[3]) \
83
           .join('A', 'C', w[4]).join('B', 'C', w[5]) \
84
            .join(-1, 'A', w[6]).join(-1, 'B', w[7]).join(-1, 'C',
85
   w[8]) \
            .join('C', NeuralNet.OUT)
86
   def get_medium_nn(w=None):
87
       if w is None:
88
           f = lambda: STATIC_W #10 * (0.5 - random())
89
           w = [f() \text{ for n in range}(20)]
90
       return NeuralNet(['x', 'y', -1], list('ABCDEF')) \
91
            .join('x', 'A', w[0]).join('x', 'B', w[1]).join('y',
92
   'A', w[2]) \
            .join('y', 'B', w[3]).join('y', 'C', w[4]).join('x',
93
   'C', w[5]) \
            .join(-1, 'A', w[6]).join(-1, 'B', w[7]).join(-1, 'C',
94
   w[8]) \
            .join('A', 'E', w[9]).join('A', 'D', w[10]).join('B',
95
   'D', w[11]) \
            .join(-1, 'D', w[12]).join(-1, 'E', w[13]).join(-1,
96
   'F', w[14]) \
            .join('B', 'E', w[15]).join('C', 'E', w[16]).join('C',
97
   'D', w[17]) \
            .join('D', 'F', w[18]).join('E', 'F', w[19]).join('F',
98
   NeuralNet.OUT)
99 def get_large_nn():
       w = lambda: STATIC_W #10*(0.5-random())
100
       nn = NeuralNet(['x', 'y', -1],
101
   list('ABCDEFGHIJKLMNOPQRSTUVWXYZ'))
       #first layer: A-J (10 neurons)
102
       for n1 in 'ABCDEFGHIJ':
103
            nn.join('x', n1, w()).join('y', n1, w())
104
           #second layer: K-T (10 neurons)
105
```

```
106
           for n2 in 'KLMNOPQRST':
                nn.join(n1, n2, w())
107
       #third layer: U-Y (5 neurons)
108
       for n3 in 'UVWXY':
109
           for n2 in 'KLMNOPORST':
110
                nn.join(n2, n3, w())
111
           #final layer: Z (1 neuron)
112
           nn.join(n3, 'Z', w())
113
       #define Z as output neuron
114
       nn.join('Z', NeuralNet.OUT)
115
116
117
       return nn
nets = {'small': get_small_nn, 'medium': get_medium_nn,
 ... 'large': get_large_nn}
119 # Define data sets
120 # horizontal
121 # - - - - -
122 # - - - -
123 # - - - -
124 # + + + + +
125 # + + + + +
126 horizontal =
 ... sorted([((0,0),AMP),((0,1),AMP),((0,2),AMP),((0,3),0),((0,4),0
 ...),((1,0),AMP),
127
   ((1,1),AMP),((1,2),AMP),((1,3),0),((1,4),0),((2,0),AMP),((2,1)
   , AMP),
128
   ((2,2),AMP),((2,3),0),((2,4),0),((3,0),AMP),((3,1),AMP),((3,2))
   , AMP),
129
 ... ((3,3),0),((3,4),0),((4,0),AMP),((4,1),AMP),((4,2),AMP),((4,3)
 (4,4),0)
130 # diagonal
131 # + + + + -
132 # + + + - -
133 # + + - -
134 # + - - -
135 # - - - - -
136 diagonal =
 ... sorted([((0,0),0),((0,1),AMP),((0,2),AMP),((0,3),AMP),((0,4),1
```

```
136... ),((1,0),0),
137
  ((1,1),0),((1,2),AMP),((1,3),AMP),((1,4),AMP),((2,0),0),((2,1))
  ... ,0),
138
  ((2,2),0),((2,3),AMP),((2,4),AMP),((3,0),0),((3,1),0),((3,2),0)
139
  ((3,3),0),((3,4),AMP),((4,0),0),((4,1),0),((4,2),0),((4,3),0),
  ((4,4),0)])
140 # stripe
141 # - - - -
142 # - - -
144 # - + - -
145 # + - - - -
146 stripe =
  ... sorted([((0,0),AMP),((0,1),0),((0,2),0),((0,3),0),((0,4),0),((
  ... 1,0),0),
    ((1,1),AMP),((1,2),0),((1,3),0),((1,4),0),((2,0),0),((2,1),0),
148
    ((2,2),AMP),((2,3),0),((2,4),0),((3,0),0),((3,1),0),((3,2),0),
149
  ((3,3),AMP),((3,4),0),((4,0),0),((4,1),0),((4,2),0),((4,3),0),
  ... ((4,4),AMP)])
150 # checkerboard
151 # - -
152 # - -
153
   # + +
154
155 # + +
156 checkerboard =
    sorted([((0,0),AMP),((1,0),AMP),((0,1),AMP),((1,1),AMP),((3,3)))
    ,AMP),((4,3),AMP),
157
    ((3,4),AMP),((4,4),AMP),((0,3),0),((1,3),0),((0,4),0),
  ((1,4),0),((3,0),0),((3,1),0),((4,0),0),((4,1),0)])
159 # letterL
160 # + -
```

```
161 # + -
162 # + -
163 # + - - - -
164 # - + + + +
165 letterL =
   sorted([((0,0),0),((1,0),AMP),((2,0),AMP),((3,0),AMP),((4,0),
   AMP), ((0,1), AMP),
166
 ((1,1),0),((2,1),0),((3,1),0),((4,1),0),((0,2),AMP),((0,3),AMP)
 ... ),
167
 ... ((0,4),AMP),((1,2),0),((1,3),0),((1,4),0)])
168 # moat
169 # -
170 # -
171 # -
172 # -
173 # - - -
 sorted([((0,0),0),((0,1),0),((0,2),0),((0,3),0),((0,4),0),((1,0))]
 ... 4),0),
175
   ((2,4),0),((3,4),0),((4,4),0),((4,3),0),((4,2),0),((4,1),0),
176
  ((4,0),0),((3,0),0),((2,0),0),((1,0),0),((2,2),AMP)])
177 training_data = {'horizontal': horizontal, 'diagonal':
   diagonal, 'stripe': stripe,
                      'checkerboard': checkerboard, 'letterL':
178
 ... letterL, 'moat': moat}
179 # Main function for training and heatmap
180 def start training(data=None, net=None, resolution=None,
   fullscreen=False):
181
       if data == None:
            print('defaulting to diagonal training dataset')
182
            train = diagonal
183
       elif data in training_data:
184
            train = training_data[data]
185
       else:
186
            print('training dataset not found, defaulting to
 ... diagonal')
188
           train = diagonal
```

```
if net == None:
189
            print('defaulting to medium net')
190
            net fn = get medium nn
191
       elif net in nets:
192
            net fn = nets[net]
193
194
       else:
            print('net not found, defaulting to medium net')
195
196
            net_fn = get_medium_nn
       if resolution == None:
197
            print('defaulting to resolution of 1')
198
            resolution = 1
199
       else:
200
            try:
201
                resolution = int(resolution)
202
                assert resolution > 0
203
204
            except Exception:
                print('invalid resolution, defaulting to 1')
205
                resolution = 1
206
207
       pyplot.ion
       pyplot.show()
208
209
       if fullscreen:
            time.sleep(1)
210
       nn = net_fn()
211
       #print('\nInitial neural net:\n', nn)
212
       #print('\nIter, Accuracy:')
213
       try: nn = multi_back_prop(nn, train, resolution)
214
       except _tkinter.TclError as e:
215
            print('\nException caught: ', e, '\n')
216
            Athena ssh error message = ("If you are running this
217
   on Athena "
                + "over ssh, try sshing again using the -X flag,
218
   which allows "
219
                + "Athena to display GUI windows on your local
   desktop.
220
                + "If you want to see the original stack trace
   instead of this "
                + "error, find the line in training.py that raises
221
   this "
 ...
                + "RuntimeError and replace it with 'raise e'.")
222
            raise RuntimeError(Athena ssh error message)
223
       pyplot.ioff()
224
```

```
print('\nTrained neural net:\n', nn)
225
226
       #trained NN, now we make it into integers
227
       nn.integerize()
228
       print(nn)
229
230
       data = multi_forward_prop(nn, resolution, True)[1]
231
232
       pyplot.clf()
       pc = pyplot.pcolor(data, cmap=colormap)
233
       pyplot.colorbar(pc)
234
       pyplot.show()
235
236 if __name__ == "__main__":
       train = "diagonal"
237
       net = "medium"
238
       resolution = 1
239
       if '-data' in argv:
240
            train = argv[argv.index('-data') + 1]
241
242
       else:
            print('defaulting to diagonal training dataset')
243
       if '-net' in argv:
244
            net = argv[argv.index('-net') + 1]
245
       else:
246
247
            print('defaulting to medium net')
       if '-resolution' in argv:
248
            resolution = argv[argv.index('-resolution') + 1]
249
250
       else:
            print('defaulting to resolution of 1')
251
       start_training(train, net, resolution)
252
253
```