

Carlos Cuevas & Cody Winkleblack

6.111 Final Report

14 December 2018

Laser Cyclops

Final Report



Contents

| | |
|--------------------------------|-----------|
| Abstract | 3 |
| Objectives | 3 |
| Overview | 3 |
| Basic Goals | 4 |
| Intermediate Goals | 4 |
| Advanced Goals | 4 |
| Hardware | 6 |
| Block Diagram | 7 |
| Modules | 8 |
| arctan [Xilinx & Carlos] | 9 |
| chromaPixel [Cody] | 9 |
| crosshair [Cody] | 9 |
| debounce [6.111 & Cody] | 10 |
| delayN [6.111 & Cody] | 10 |
| display_16hex [6.111 & Carlos] | 10 |
| inverse [Xilinx & Carlos] | 10 |
| laser [Carlos] | 10 |
| ledFinder [Carlos] | 11 |
| ntsc2zbt [6.111 & Cody] | 11 |
| numden [Carlos] | 11 |
| picture_blob [Cody] | 12 |
| ramclock [6.111 & Cody] | 12 |
| rgb2hue [Carlos] | 12 |
| modulo [Carlos] | 12 |
| servo [Carlos] | 13 |
| servoClock [Carlos] | 13 |
| siren [Carlos & Cody] | 13 |
| ntsc_decoder [Cody] | 13 |
| vram_display [Cody] | 13 |
| xvga [6.111 & Cody] | 14 |
| ycrcb2rgb [Carlos] | 14 |
| zbt_6111 [6.111 & Cody] | 14 |
| Process | 15 |
| Isolated Testing | 15 |
| Joint Testing | 16 |

| | |
|----------------|-----------|
| For the Future | 16 |
| Verilog | 17 |

Abstract

The main objective of this project was to have a laser fire at a target based on the feed of an Infrared-filtered NTSC camera. This feed detected the position of a light-emitting diode (LED), the coordinates of which were determined using a field-programmable gate array FPGA. From here, these coordinates were translated into the two offset angles needed by two servos oriented along orthogonal axes. Pulses were sent, the duty cycles of which were attenuated such that the servos achieved the angular offset needed to target the LED. Finally, once the LED's location was found, the laser fired.

Objectives

Expanding on the abstract, all the objects for the final projects were split into three different levels of complexity, listed as basic, intermediate, and advanced. We expected to at least hit all the targets on the basic level and most if not all of the intermediate. This will be elaborated in their respective sections below.

Overview

This section explains how a signal from a camera is converted to servo pulses for the laser to fire at the target.

The NTSC camera is directly connected to the Labkit. This camera sends pixel data in the format YCrCb, which then gets translated to the format RGB. This 30-bit wide pixel is cut down to 18-bits, in order to best use the ZBT memory; two pixels are stored in every memory address.

At this point, there is a major break in data flow. The first takes the 18-bit wide RGB signal and calculates the position of the target by taking all values found in one frame and comparing them with the known RGB value of the LED. At first, a simple comparison will be used on the infrared LED; however, once chroma keying is enabled, there is an extra conversion for all RGB values to its hue for this purpose. Additionally, the chroma key is selected by the user and the intersection of the crosshairs.

The target coordinates are then transposed so that origin is at the center of the frame, as opposed to its original location at the top-left. From there, the new coordinates are converted to angles [radians], using the arctan function and the known distance from the laser to the target.

These angles are finally fed to an interpreter that determines the length of the pulse to send to each servo, where the neutral position of $\pi/2$ equates to a pulse length of 1.5 ms. This pulse will have a range $\approx [1, 2]$ ms, which equates to the domain $\theta = [0, \pi]$. The servos expect a refreshed pulse every 20 ms. The attached laser will be on when locked onto the target (i.e. servos are at rest and target is found by the FPGA). A siren also plays, when above conditions are met, the infamous laser soundbite from *Galaga*.

The other branch in the aforementioned break sends the RGB value to ZBT memory, which is stored in sets of two pixels per address. This is later extracted by another module that is responsible for pixel assignment that is sent to the VGA monitor. This module assigns said pixel to be the following, in order of highest priority: crosshairs, target image, and pixel data from the camera. In other words, if said pixel is in the range of the crosshairs, it will be assigned the designated color of the crosshairs; if it's within the box of the image, it will be assigned the respective value within that image; else, it will simply be given the pixel from the camera. Because of an image overlay on the target, the target's location must also be fed into this module from above.

Basic Goals

Given the overview of the project, the lowest level of difficulty includes meeting the following goals, as extracted from our “Project Checklist”:

- Basic implementation of the laser tracking system functioning properly.
 - All hardware components operational, with the target being followed by the laser, and subsequent laser firing as soon as it determines the target location.
- The VGA should display the feed from the camera, so that the user is able to visualize the movement of the target

The original modules also included in the document were: interpreter, zbtMemory, displayManager, ledFinder, arctan, servo, servoClock. However, our actual implementation has substituted some of the names above. See the “Modules” section for more information, including module descriptions.

Intermediate Goals

The next level of difficulty contains the following objectives:

- Implement chroma keying, wherein the system would be able to lock onto a color hue that is specified by the user.
- An image will be imposed over the target and displayed on the VGA output (e.g. the Death Star or someone’s face).
- Using a green screen, an additional background will be displayed behind the target. This would allow us to use various landscapes (e.g. outer space, a war zone, etc.).
- A firing sound should be generated every time the laser fires at the target. This should be implemented on the go using a siren and counters.

Advanced Goals

The highest level of difficulty contains the following:

- Add more sophisticated sounds into flash memory that will play on queue.



- A specific hue will be selected by the user using cross-hairs that are controlled via the Labkit buttons and displayed on the monitor.
 - From this, the distinct object that has the same hue as the cross-hair target will be targeted by the laser.

Hardware

The hardware that was used, with the exception of wires and tools, are listed below. Additionally, the method they were connected to the Labkit is listed as well, if applicable.

- Labkit (FPGA)
- 2 servos
 - 3 wires: 5V source, signal (angle pulse), ground
- Laser
 - 2 wires: 3.3V source & signal, ground, 2n7000
- Parts holding up the servo-laser mechanism
 - 3 pieces: one held the laser and was attached to the vertical servo, another attached both servos together, and the last secured the horizontal servo to the table
 - All pieces were 3-D printed using precise measurements on the hardware
- NTSC camera
 - 1 yellow composite video cable connected to the Labkit
 - 1 power cable connected to the 120V power outlet
- infrared LED
 - A small 3.3V battery and a button were soldered to the LED
- infrared filter
 - A floppy disk was used as the filter
- VGA monitor
 - A VGA cable was connected to the Labkit

Block Diagram



Modules

This section provides a list of all modules that were used in the latest implementation of the final project. The top level module is *laser_cyclops*; this is based off the *zbt_6111_sample* module written by Daniel Moon and Thipok Rak-Amnouykit in the Fall of 2014. A lot of features were used from their project since it entailed chroma keying.

The Labkit's included 27 MHz clock was used primarily. However, a 65 MHz clock was also generated when dealing with any modules that led to the VGA monitor. Additionally, the NTSC camera contained a separate clock of its own.

Before the detailed and alphabetized list of modules, this following list portrays the hierarchy of modules with direct calls coming from the parent module. An asterisk before the name of a module indicates a module not originally intended or found in the project proposal or checklist. These marked modules added complexity to our initial design and took much time to write.

Finally, inputs and outputs will be given in the format *MdecN*, where *M* represents the number of bits used in the integer component of a number and *N* is the number of bits used in the fractional part of the number. If not noted on a variable of bus width greater than one, assume *(bus width)dec0*.

- *laser_cyclops*
 - **adv7185init*
 - **i2c*
 - *arctan*
 - *chromaPixel*
 - *crosshair*
 - *debounce*
 - **delayN*
 - **display_16hex*
 - *inverse*
 - *laser*
 - *ledFinder*
 - **ntsc2zbt*
 - **ntsc_decode*
 - *numden*
 - *picture_blob*
 - *lab3rom*
 - *lab3colormap*
 - **ramclock*
 - **rgb2hue*
 - *modulo*
 - *servo*
 - *servoClock*

- siren
 - eighthNote
 - pitchMaker
- *video_decoder
- vram_display
- *xvga
- ycrcb2rgb
- *zbt_6111

arctan [Xilinx & Carlos]

- **Inputs:** clock_27mhz, [10'] num, [10'] den (2dec8; input range = [-1,1])
- **Outputs:** [10'] θ (in radians; signed 3dec7)
- **Objectives:** a pre-written Verilog module found in ISE, this module will take in the two shorter sides of the triangle wishing to compute an angle for (in radians). For this project, the inputs will be a coordinate (x or y) and depth (z). This will be given in the normalized form of *num* and *den*. The following equations demonstrate this:

$$\theta = \arctan\left(\frac{\text{num}}{\text{den}}\right)$$

The inputs are required to be on the unit circle and thus must reside within [-1,1]. Xilinx has a pre-defined module for this task called "CONIC;" selecting the "arctan" function will yield the above result..

chromaPixel [Cody]

- **Inputs:** clock_65mhz, clean_enter, [11'] hcount, [10'] vcount, [11'] x_cursor, [10'] y_cursor, reset, [18'] vram_pixel
- **Outputs:** [18'] chromaPixel
- **Objectives:** Given that the user hits *button_enter*, the x and y locations of the cursor are stored. *Vram_display* is taken to be a continuous stream of pixels, and once *hcount* and *vcount* are the same as the x and y location of the cross hairs, the module outputs the pixel value at this location.

crosshair [Cody]

- **Inputs:** clock_65mhz, reset, clean_up, clean_down, clean_left, clean_right
- **Outputs:** [11'] cursor_x, [10'] cursor_y
- **Objectives:** Allows the user to change the location of the crosshairs for selection of the chromaPixel. In the top level module, if *hcount* and *vcount* fall within a +/- range of 5 to this location, the pixel is replaced by a green pixel.

debounce [6.111 & Cody]

- **Inputs:** clock_65mhz, reset, button (up, left, down, right, enter, 3, 2, 1, 0)
- **Outputs:** clean
- **Objectives:** In several instances of this module, this takes all buttons found on the Labkit and debounces them, returning a “clean” version of the input.

delayN [6.111 & Cody]

- **Inputs:** clk, in
- **Outputs:** out
- **Objectives:** By setting the appropriate parameter N, this module delays the signal *in* by N clock cycles by storing the value into a series of registers.

display_16hex [6.111 & Carlos]

- **Inputs:** clock_65mhz, reset, [64'] dispdata
- **Outputs:** disp_blank, disp_clock, disp_rs, disp_ce_b, disp_reset_b, disp_data_out
- **Objectives:** primarily used for debugging, this module portrays critical signals to the hex display found on the Labkit. Depending on the test being performed, signals such as thetas, coordinates, or any other important value were displayed. However, these signals had to undergo a transformation from binary to decimal format so that the numbers portrayed would be easily readable.

inverse [Xilinx & Carlos]

- **Inputs:** clock_27mhz, [10'] n (10dec0)
- **Outputs:** [10'] n_inv (0dec10)
- **Objectives:** this module will prepare the input value for arctan by taking its reciprocal and outputting that. The input is 10 bits representing a whole number. The output is 10 bits representing a decimal with 0 bits used for the integer component. Negative signs are not saved and thus all I/O should be unsigned.

ISE uses the Divider Module for this task. Use the following I/O interface:

Inputs: clk (27MHz), [2'] dividend = 10'b1, [10'] divisor (10dec0)

Outputs: rfd, [2'] quotient, [10'] fractional (0dec10)

laser [Carlos]

- **Inputs:** clock_27mhz, ledFound, [9'] θ_H , [9'] θ_V (2dec7)
- **Outputs:** laserOn

- **Objectives:** this module determines when the laser should be firing. Ideally, this should happen when the following conditional is met:

```

if(ledFound &&
    abs(θH[n-1] - θH[n])<=E &&
    abs(θV[n-1] - θV[n])<=E)
    laserOn <= 1;
else laserOn <= 0;

```

The above conditional simply checks that (1) ledFound is high and (2) neither servo angle has changed (between the previous and current time steps) more than a specified error E .

ledFinder [Carlos]

- **Inputs:** clock_27mhz, reset, [18'] pixel_translated (RGB or hue), [11'] hcount, [10'] vcount, [9'] targetHue, mode
- **Outputs:** [11'] x, [11'] y, ledFound
- **Objectives:** this module is tasked with determining the center coordinates of the target at every frame, using the pixels that go through it. The input *mode* switches the computation between infrared LED and chroma keying. Pixel inputs still go through the same input *pixel_translated*; however, hues are only 9 bits wide. The hue that is being compared to is *targetHue*. The signal *ledFound* is high when at least one pixel in the frame is the designated infrared or chroma key value.

ntsc2zbt [6.111 & Cody]

- **Inputs:** clock_65mhz, [18'] rgb (2 pixels in format RGB), tv_in_line_clock1, [3'] fvhdelay
- **Outputs:** [19'] ntsc_addr, ntsc_we, [36'] ntsc_data, [36'] vpat, hcount[0]==1
- **Objectives:** This is responsible for sending a pixel to the VGA monitor for every (hcount, vcount) value. It extracts two pixels for every address request sent to the zbt_6111 module.

numden [Carlos]

- **Inputs:** clock, [10'] pos (x or y), [10'] pos_inv, [10'] z, [10'] z_inv
- **Outputs:** [10'] num, [10'] den (signed 2dec8)
- **Objectives:** this module will prepare the inputs for arctan by taking the reciprocal and original values for x, y, and z, and using them to normalize z/x or z/y. This will be done by using the following simplified conditionals:

```

if(pos > z) begin
    num <= z * pos_inv;
    den <= 1;
end

```

```

    else if(z > pos) begin
        num <= 1;
        den <= pos * z_inv;
    end

    else ERROR;

```

The output format has to be in signed 2dec8 for the arctan module. This is simply done by taking the original result of num or den and appending two zeroes to the front of the decimal, except if that value is 1.

picture_blob [Cody]

- **Inputs:** clock_65mhz, [11'] x, [10'] y, [10'] hcount, [10'] vcount
- **Outputs:** [18'] picture_pixel, picture_in_pixel
- **Objectives:** This instantiation will overlay an image of the Death Star on top of the target location, given by x and y. *Picture_pixel* will be an input to the mux that determines what pixel (crosshair, death star, or camera, in that order of priority) gets sent to the display.

ramclock [6.111 & Cody]

- **Inputs:** ref_clock, clock_feedback_in
- **Outputs:** fpga_clock, ram0_clock, ram1_clock, clock_feedback_out, locked
- **Objectives:** This creates deskewed clocks specifically for the ZBT to use. It ensures that this clock is deskewed relative to all the other clocks sent to the other modules.

rgb2hue [Carlos]

- **Inputs:** clock_65mhz, [18'] rgb
- **Outputs:** [9'] hue
- **Objectives:** this module takes in a RGB value where each color contains the 6 MSB (the module internally appends 2 zeros so that the RGB value is once again at 24 bits). From this RGB value, the module returns its respective hue, from the HSL color format. A *modulo* and *inverse* is required for computation.

modulo [Carlos]

- **Inputs:** clock_65mhz, [9'] value, [3'] modulus
- **Outputs:** [9'] remainder
- **Objectives:** this module takes in a value and modulus and returns the remainder. It was specifically written to compute (value)mod6 but can be used with other modulis.

servo [Carlos]

- **Inputs:** clock_27mhz, [10'] theta (unsigned 2dec7), ledFound, pulse_20ms
- **Outputs:** pulse_servo
- **Objectives:** given the radian angle for a plane, this module will translate this angle to the appropriate pulse required by the servo. This pulse must fall roughly in the range [1,2] ms and be sent every 20 ms, which is what the input *pulse_20ms* is for. However, should *ledFound* be low (in which the target is not found), the module ignores the angle input and moves the servos to rest ($\pi/2$), using the neutral pulse value of 1.5 ms.

servoClock [Carlos]

- **Inputs:** clock_27mhz
- **Outputs:** pulse_20ms
- **Objectives:** a clock that uses the FPGA base clock and a counter in order to send out a pulse every 20 ms.

siren [Carlos & Cody]

- **Inputs:** clock_27mhz, sirenOn(laserOn), complexMelody
- **Outputs:** sound
- **Objectives:** This module is taken from Carlos's lab 4; upon *sirenOn* begin high, it turns plays the melody assigned by *complexMelody*. If this signal is low, it will simply play alternate a pitch and silence; if high, it will play a *Galaga* sounding laser fire.

ntsc_decoder [Cody]

- **Inputs:** clk, reset, [10'] tv_in_ycrcb
- **Outputs:** [30'] ycrcb, f, v, h, data_valid
- **Objectives:** This module takes in the 10 bit ycrcb data from adv1785init and encodes it into a 30 bit representation of ycrcb. It also outputs 3 sync lines indicating whether the field is even or odd (f), a vertical (v) and horizontal sync (h).

vram_display [Cody]

- **Inputs:** reset, clk, [11'] hcount, [10'] vcount, [36']vram_read_data
- **Outputs:** [18'] vr_pixel, [19'] vram_addr
- **Objectives:** This module generates the appropriate display pixels by reading the values at the ZBT ram at the address given by *vram_addr*. Two pixels are stored in each zbt memory space. The output, *vr_pixel*, gets sent to a mux wherein its decided whether the pixel should be replaced first by a crosshair or death star pixel, before being sent out to the display.

xvga [6.111 & Cody]

- **Inputs:** vclock
- **Outputs:** [11'] hcount, [10'] vcount, vsync, hsync, blank
- **Objectives:** This module generates the XVGA display signals, used widely by many other modules to determine which pixel is being accessed or generated (via the *hcount* and *vcount*, and the syncs at the end of each line).

ycrcb2rgb [Carlos]

- **Inputs:** clock_27mhz, [30'] pixel_camera (coming from the NTSC camera in the format YCrCb)
- **Outputs:** [18'] pixel_translated (format RGB)
- **Objectives:** Taking the input provided by the NTSC camera, a pixel is given in the format YCbCr. This module must then translate this pixel into the format RGB. Since there will be 24 bits generated after this translation, this must be cut down to 18 bits using the most significant bits from each color value so that two pixel values can be inserted into each ZBT-memory address.

zbt_6111 [6.111 & Cody]

- **Inputs:** clock_65mhz, vram_we, [36'] vram_write_data, [19'] vram_addr
- **Outputs:** [36'] vram_read_data
- **Objectives:** This saves the pixel that is coming in from the set of muxes and the *ntsc2zbt* module into an address on ZBT memory. Two pixels per address are saved. With a given address, as requested by the *vram_display* module, the respective two pixels in that address will be outputted.

Process

Isolated Testing

Our plan from the very start was to get coding right away since we knew that we would be spending a lot of time on debugging Verilog. Thus, most of our modules were actually written the first weekend right after the project checklist.

The display module, being more difficult, took longer until we found the aforementioned sample code from a previous year. Given that the display portion of our project did not need to wait for hardware, since it was only using the camera, the Labkit, and the monitor, debugging immediately began on that.

The display (from the *adv7185* to *vram_display* modules) worked accordingly, including all the conversions to rgb values for the pixels. We were able to display a color image on the VGA display coming from the NTSC camera. Furthermore, this confirms that the use of the ZBT memory to store the pixels of each frame was also working accordingly, as the data was read by the *vram_display* before being sent out to the display.

The *crosshair* module was tested and worked as expected, overlaying the crosshairs on the display and obtaining the pixel that the user chose. Furthermore, the blob module was overlaying the appropriate image when we hardcoded a coordinate for display (in a full implementation we would have overlayed this on top of the x and y coordinates obtained from the *ledFinder* module). In testing, there seemed to be a strange bug wherein the screen would break for a moment immediately after programming, only to be overcome by turning the entire Labkit on and off again.

Once our parts for the mount were printed, work began on testing the other half of the modules. Before even assembling the whole mechanism, each servo and the laser was tested. The laser worked immediately; however, it was at this point we realized that the specifications on the manufacturer's website for the servos were a little unclear and not exact. But after spending some time fine tuning the pulse durations, an accurate conversion was developed to take incoming angles into pulses. The problems in our project then started here. Once the documentation was further investigated, it became apparent that the *arctan* module included in ISE was very restrictive. It only took in values for the numerator and denominator within the range [-1, 1]. This meant that we had to take our position and depth values, and normalize them. This was not a huge obstacle but took time, particularly when trying to avoid division as much as possible; in the end, it was required to do so, and thus the *inverse* module was created. Given standard numbers as input, the servos still ended up doing as asked. Thus, we thought it ready to attempt the first joint integration.

Joint Testing

As soon as we joined all the modules together for the first time, still leaving some, like the *ledFinder* unused—and just hardwiring coordinate values is where it really became a

problem. It was quickly realized that the coordinate system that the pixels were using up until this point couldn't be used with the servos since our given neutral position of $\pi/2$ would not have computed given a coordinate of width/2 or height/2. We needed to transpose the coordinate system so that the origin was at the center, thus giving a value of $\theta = \arctan(\frac{z}{0}) = \pi/2$. It was at this point, albeit with spending hours and hours of debugging, that we couldn't get the system to work. It should be noted that this was the first time any of our modules had to deal with negative numbers, and thus signed variables. Although \arctan was designed to take in signed values as input and relay them signed as output, we were never able to get the system to correctly portray a hardcoded coordinate, despite successfully using a fixed decimal point format throughout. We think that the main problem was how the code was translating the coordinates and keeping track of the negative sign.

And because many of our last days in lab was spent in trying to get the laser to aim at the target, work was not able to be completed beyond this point, despite having already written modules to use a chroma key, the crosshairs, and portray the Death Star image. It was really frustrating that the bottleneck in our project was due to mathematical complications and Verilog constraints on both their \arctan module as well as signed numbers.

For the Future

Joe gave an interesting proposal for how to determine depth. Instead of hard coding in a depth ('z'), we could instead use the angular offset of two different lasers to determine it, much like humans naturally do. In hindsight this was an interesting proposal, and had we needed a system with variable depths we could have implemented this.

The IR LED that was used was far too weak to be imaged. With the IR filter in place, we could only see the IR light when the LED was a few inches away from the lens of the NTSC. Instead, we resorted to using the powerful LED on our cell phones, which could be seen from many feet away. The filtering technique would still be pivotal to this end; although, a different targeted light source would surely need to be used.

Since signal conversion became a huge problem that was not foreseen, it should be emphasized the importance of laying down signals prior to coding. Additionally, if another method is found to create the pulses on the servos without needing trigonometry or especially negative values, that method might prove to be far easier to implement as well as far easier in computation.

Verilog

This final section contains the appended Verilog code used in the final project. The page numbers on the code will not be consistent with the final report's numbering and should be noted separately.

```
1 // Carlos Cuevas & Cody Winkleblack
2 // 6.111 Final Project
3 // Laser Cyclops
4 // 10 Dec 2018
5 /*
6 This is the TOP LEVEL module for the entire final project. This file
7 is a heavily modified version of the original "zbt_6111_sample.v"
8 The comment block for the original file is found at the very bottom.
9
10 In short, this project's ultimate goal is the following:
11 1. interpret the pixel-position of a target using a NTSC camera
12     (tracking either an infrared LED or a chromakeyed object)
13     a. chromakey is selected using crosshairs and user button;
14         this value is stored as a hue
15     b. YCrCb values from camera need to be converted to RGB
16 2. convert that pixel coordinate to a real-distance coordinate
17 3. compute two angles, in radians, that would have two servos
18     aim at said target
19 4. translate said angles to pulses for the servos
20 5. convey a picture to the monitor; said picture contains the
21     following per pixel, in order of priority:
22     i. crosshairs
23     ii. target's image (e.g. Death Star)
24         determined by interpreting incoming RGB pixels,
25         translating to the hue, and comparing that to
26         chromakey
27     iii. pixel value from NTSC camera
28 6. fire the laser and a sound from a siren, when the target is locked on
29     a. siren will alternate between a tone (A) and silence to
30         make it sound like a blaster from Star Wars
31     b. "target is locked on" means that the servos are not moving
32         (or with a very small margin of error) and a position
33         for the target is known
34
35 The 64-bit hex-display shall be used to convey the following values, using the
36 hex-format
37     (every value is a hex-digit, or 4 bits in length; 16 hex-values total = 64 bits):
38     hex[15:12] = x
39     hex[11:8] = y
40     hex[7:4] = thetaH
41     hex[3:0] = thetaV
42
43 The eight LEDs on the Labkit will portray the following signals (note that the LED's
44 take
45     inverted signals in practice):
46     led[7]
47     led[6]
48     led[5] = complexMelody
49     led[4] = ~mode (ledFinder; mode(1) = infrared; mode(0) = chromaKey)
50     led[3] = laserOn
51     led[2] = ledFound
52     led[1] = reset
53     led[0] = switch[0]
54     assign led = ~{4'b0, laserOn, ledFound, reset, switch[0]};
```

55 The switches on the labkit serve to debug modules. However, if button0 is active,

```
56      then all switches become theta inputs to servos. What they are wired to
57      is listed below:
58      switch[7]
59      switch[6] = sw (input for ntsc_to_zbt)
60      switch[5] = ~complexMelody (sw(0) = complex)
61      switch[4] = ~mode (for ledFound; sw(1) = infrared; sw(0) = chromaKey)
62      switch[3]
63      switch[2] = ~ledFound
64      switch[1]
65      switch[0] = display_debug (1: pixel <= {hcount[8:6],15'b0}; 0: (crosshairs -->
66      image --> rgb_pixel))
67          above switch selects between "red bar" and laser_cyclops modes
68          "red bar" mode is as it sounds to check FPGA is not frozen
69
70      The following buttons are serving as user/debugging inputs (in practice also inverted):
71      button_enter = user_reset
72      button_up = crosshair UP
73      button_down = crosshair DOWN
74      button_left = crosshair LEFT
75      button_right = crosshair RIGHT
76      button3 = ~sw_ntsc
77      button2
78      button1 = grab chromaPixel on crosshair coordinates
79      button0 = manual override servo inputs to switches
80
81      The following provides an outline of all the modules being used (formatted as ISE
82      provides):
83      laser_cyclops
84          adv7185init
85              i2c
86          chromaPixel
87          crosshair
88          debounce
89          delayN
90          display_16hex
91          labkit.ucf
92          laser
93          ledFinder
94          ntsc2zbt
95          ntsc_decode
96          ntsc_to_zbt
97          picture_blob
98              lab3rom
99              lab3colormap
100             ramclock
101             rgb2hue
102                 inverse
103             servo
104             servoClock
105             siren
106                 eighthNote
107                 pitchMaker
108             video_decoder
109             vram_display
110             xvga
111             ycrcb2rgb
112             zbt_6111
```

```
110      */
111
112  module laser_cyclops(beep, audio_reset_b,
113                      ac97_sdata_out, ac97_sdata_in, ac97_synch,
114                      ac97_bit_clock,
115
116                      vga_out_red, vga_out_green, vga_out_blue, vga_out_sync_b,
117                      vga_out_blank_b, vga_out_pixel_clock, vga_out_hsync,
118                      vga_out_vsync,
119
120                      tv_out_ycrcb, tv_out_reset_b, tv_out_clock, tv_out_i2c_clock,
121                      tv_out_i2c_data, tv_out_pal_ntsc, tv_out_hsync_b,
122                      tv_out_vsync_b, tv_out_blank_b, tv_out_subcar_reset,
123
124                      tv_in_ycrcb, tv_in_data_valid, tv_in_line_clock1,
125                      tv_in_line_clock2, tv_in_aef, tv_in_hff, tv_in_aff,
126                      tv_in_i2c_clock, tv_in_i2c_data, tv_in_fifo_read,
127                      tv_in_fifo_clock, tv_in_iso, tv_in_reset_b, tv_in_clock,
128
129                      ram0_data, ram0_address, ram0_adv_ld, ram0_clk, ram0_cen_b,
130                      ram0_ce_b, ram0_oe_b, ram0_we_b, ram0_bwe_b,
131
132                      ram1_data, ram1_address, ram1_adv_ld, ram1_clk, ram1_cen_b,
133                      ram1_ce_b, ram1_oe_b, ram1_we_b, ram1_bwe_b,
134
135                      clock_feedback_out, clock_feedback_in,
136
137                      flash_data, flash_address, flash_ce_b, flash_oe_b, flash_we_b,
138                      flash_reset_b, flash_sts, flash_byte_b,
139
140                      rs232_txd, rs232_rxd, rs232_rts, rs232_cts,
141
142                      mouse_clock, mouse_data, keyboard_clock, keyboard_data,
143
144                      clock_27mhz, clock1, clock2,
145
146                      disp_blank, disp_data_out, disp_clock, disp_rs, disp_ce_b,
147                      disp_reset_b, disp_data_in,
148
149                      button0, button1, button2, button3, button_enter, button_right,
150                      button_left, button_down, button_up,
151
152                      switch,
153
154                      led,
155
156                      user1, user2, user3, user4,
157
158                      daughtercard,
159
160                      systemace_data, systemace_address, systemace_ce_b,
161                      systemace_we_b, systemace_oe_b, systemace_irq, systemace_mpbrdy,
162
163                      analyzer1_data, analyzer1_clock,
164                      analyzer2_data, analyzer2_clock,
165                      analyzer3_data, analyzer3_clock,
166                      analyzer4_data, analyzer4_clock);
```

```
167
168     output beep, audio_reset_b, ac97_synch, ac97_sdata_out;
169     input ac97_bit_clock, ac97_sdata_in;
170
171     output [7:0] vga_out_red, vga_out_green, vga_out_blue;
172     output vga_out_sync_b, vga_out_blank_b, vga_out_pixel_clock,
173         vga_out_hsync, vga_out_vsync;
174
175     output [9:0] tv_out_ycrcb;
176     output tv_out_reset_b, tv_out_clock, tv_out_i2c_clock, tv_out_i2c_data,
177         tv_out_pal_ntsc, tv_out_hsync_b, tv_out_vsync_b, tv_out_blank_b,
178         tv_out_subcar_reset;
179
180     input [19:0] tv_in_ycrcb;
181     input tv_in_data_valid, tv_in_line_clock1, tv_in_line_clock2, tv_in_aef,
182         tv_in_hff, tv_in_aff;
183     output tv_in_i2c_clock, tv_in_fifo_read, tv_in_fifo_clock, tv_in_iso,
184         tv_in_reset_b, tv_in_clock;
185     inout tv_in_i2c_data;
186
187     inout [35:0] ram0_data;
188     output [18:0] ram0_address;
189     output ram0_adv_ld, ram0_clk, ram0_cen_b, ram0_ce_b, ram0_oe_b, ram0_we_b;
190     output [3:0] ram0_bwe_b;
191
192     inout [35:0] ram1_data;
193     output [18:0] ram1_address;
194     output ram1_adv_ld, ram1_clk, ram1_cen_b, ram1_ce_b, ram1_oe_b, ram1_we_b;
195     output [3:0] ram1_bwe_b;
196
197     input clock_feedback_in;
198     output clock_feedback_out;
199
200     inout [15:0] flash_data;
201     output [23:0] flash_address;
202     output flash_ce_b, flash_oe_b, flash_we_b, flash_reset_b, flash_byte_b;
203     input flash_sts;
204
205     output rs232_txd, rs232_rts;
206     input rs232_rxd, rs232_cts;
207
208     input mouse_clock, mouse_data, keyboard_clock, keyboard_data;
209
210     input clock_27mhz, clock1, clock2;
211
212     output disp_blank, disp_clock, disp_rs, disp_ce_b, disp_reset_b;
213     input disp_data_in;
214     output disp_data_out;
215
216     input button0, button1, button2, button3, button_enter, button_right,
217         button_left, button_down, button_up;
218     input [7:0] switch;
219     output [7:0] led;
220
221     inout [31:0] user1, user2, user3, user4;
222
223     inout [43:0] daughtercard;
```

```
224
225     inout [15:0] systemace_data;
226     output [6:0] systemace_address;
227     output systemace_ce_b, systemace_we_b, systemace_oe_b;
228     input systemace_irq, systemace_mpbrdy;
229
230     output [15:0] analyzer1_data, analyzer2_data, analyzer3_data,
231         analyzer4_data;
232     output analyzer1_clock, analyzer2_clock, analyzer3_clock, analyzer4_clock;
233
234 ///////////////////////////////////////////////////////////////////
235 //
236 // I/O Assignments
237 //
238 ///////////////////////////////////////////////////////////////////
239
240 // Audio Input and Output
241 assign beep= 1'b0;
242 assign audio_reset_b = 1'b0;
243 assign ac97_syncb = 1'b0;
244 assign ac97_sdata_out = 1'b0;
245 /*
246 */
247 // ac97_sdata_in is an input
248
249 // Video Output
250 assign tv_out_ycrcb = 10'h0;
251 assign tv_out_reset_b = 1'b0;
252 assign tv_out_clock = 1'b0;
253 assign tv_out_i2c_clock = 1'b0;
254 assign tv_out_i2c_data = 1'b0;
255 assign tv_out_pal_ntsc = 1'b0;
256 assign tv_out_hsync_b = 1'b1;
257 assign tv_out_vsync_b = 1'b1;
258 assign tv_out_blank_b = 1'b1;
259 assign tv_out_subcar_reset = 1'b0;
260
261 // Video Input
262 //assign tv_in_i2c_clock = 1'b0;
263 assign tv_in_fifo_read = 1'b1;
264 assign tv_in_fifo_clock = 1'b0;
265 assign tv_in_iso = 1'b1;
266 //assign tv_in_reset_b = 1'b0;
267 assign tv_in_clock = clock_27mhz;//1'b0;
268 //assign tv_in_i2c_data = 1'bZ;
269 // tv_in_ycrcb, tv_in_data_valid, tv_in_line_clock1, tv_in_line_clock2,
270 // tv_in_aef, tv_in_hff, and tv_in_aff are inputs
271
272 // SRAMs
273
274 /* change lines below to enable ZBT RAM bank0 */
275
276 /*
277 assign ram0_data = 36'hZ;
278 assign ram0_address = 19'h0;
279 assign ram0_clk = 1'b0;
280 assign ram0_we_b = 1'b1;
```

```
281     assign ram0_cen_b = 1'b0; // clock enable
282 /*
283
284 /* enable RAM pins */
285
286     assign ram0_ce_b = 1'b0;
287     assign ram0_oe_b = 1'b0;
288     assign ram0_adv_ld = 1'b0;
289     assign ram0_bwe_b = 4'h0;
290
291 *****/
292
293     assign ram1_data = 36'hZ;
294     assign ram1_address = 19'h0;
295     assign ram1_adv_ld = 1'b0;
296     assign ram1_clk = 1'b0;
297
298 //These values has to be set to 0 like ram0 if ram1 is used.
299     assign ram1_cen_b = 1'b1;
300     assign ram1_ce_b = 1'b1;
301     assign ram1_oe_b = 1'b1;
302     assign ram1_we_b = 1'b1;
303     assign ram1_bwe_b = 4'hF;
304
305 // clock_feedback_out will be assigned by ramclock
306 // assign clock_feedback_out = 1'b0; //2011-Nov-10
307 // clock_feedback_in is an input
308
309 // Flash ROM
310     assign flash_data = 16'hZ;
311     assign flash_address = 24'h0;
312     assign flash_ce_b = 1'b1;
313     assign flash_oe_b = 1'b1;
314     assign flash_we_b = 1'b1;
315     assign flash_reset_b = 1'b0;
316     assign flash_byte_b = 1'b1;
317 // flash_sts is an input
318
319 // RS-232 Interface
320     assign rs232_txd = 1'b1;
321     assign rs232_rts = 1'b1;
322 // rs232_rxd and rs232_cts are inputs
323
324 // PS/2 Ports
325 // mouse_clock, mouse_data, keyboard_clock, and keyboard_data are inputs
326
327 // LED Displays
328 /*
329     assign disp_blank = 1'b1;
330     assign disp_clock = 1'b0;
331     assign disp_rs = 1'b0;
332     assign disp_ce_b = 1'b1;
333     assign disp_reset_b = 1'b0;
334     assign disp_data_out = 1'b0;
335 */
336 // disp_data_in is an input
337
```

```
338 // Buttons, Switches, and Individual LEDs
339 //lab3 assign led = 8'hFF;
340 // button0, button1, button2, button3, button_enter, button_right,
341 // button_left, button_down, button_up, and switches are inputs
342
343 // User I/Os
344 // assign user1 = 32'hz;
345 assign user2 = 32'hz;
346 assign user3 = 32'hz;
347 assign user4 = 32'hz;
348
349 // Daughtercard Connectors
350 assign daughtercard = 44'hz;
351
352 // SystemACE Microprocessor Port
353 assign systemace_data = 16'hz;
354 assign systemace_address = 7'h0;
355 assign systemace_ce_b = 1'b1;
356 assign systemace_we_b = 1'b1;
357 assign systemace_oe_b = 1'b1;
358 // systemace_irq and systemace_mpbrdy are inputs
359
360 // Logic Analyzer
361 assign analyzer1_data = 16'h0;
362 assign analyzer1_clock = 1'b1;
363 assign analyzer2_data = 16'h0;
364 assign analyzer2_clock = 1'b1;
365 assign analyzer3_data = 16'h0;
366 assign analyzer3_clock = 1'b1;
367 assign analyzer4_data = 16'h0;
368 assign analyzer4_clock = 1'b1;
369
370 //////////////////////////////////////////////////////////////////
371 // Demonstration of ZBT RAM as video memory
372
373 // use FPGA's digital clock manager to produce a
374 // 65MHz clock (actually 64.8MHz)
375 wire clock_65mhz_unbuf,clock_65mhz;
376 DCM vclk1(.CLKIN(clock_27mhz),.CLKFX(clock_65mhz_unbuf));
377 // synthesis attribute CLKFX_DIVIDE of vclk1 is 10
378 // synthesis attribute CLKFX_MULTIPLY of vclk1 is 24
379 // synthesis attribute CLK_FEEDBACK of vclk1 is NONE
380 // synthesis attribute CLKIN_PERIOD of vclk1 is 37
381 BUFG vclk2(.O(clock_65mhz),.I(clock_65mhz_unbuf)); // THIS IS CLK
382
383 //wire clk = clock_65mhz; // gph 2011-Nov-10
384
385 /* //////////////////////////////////////////////////////////////////
386 // Demonstration of ZBT RAM as video memory
387
388 // use FPGA's digital clock manager to produce a
389 // 40MHz clock (actually 40.5MHz)
390 wire clock_40mhz_unbuf,clock_40mhz;
391 DCM vclk1(.CLKIN(clock_27mhz),.CLKFX(clock_40mhz_unbuf));
392 // synthesis attribute CLKFX_DIVIDE of vclk1 is 2
393 // synthesis attribute CLKFX_MULTIPLY of vclk1 is 3
394 // synthesis attribute CLK_FEEDBACK of vclk1 is NONE
```

```
395      // synthesis attribute CLKIN_PERIOD of vclk1 is 37
396      BUFG vclk2(.O(clock_40mhz), .I(clock_40mhz_unbuf));
397
398      wire clk = clock_40mhz;
399  */
400      wire locked;
401      //assign clock_feedback_out = 0; // gph 2011-Nov-10
402
403      ramclock rc(.ref_clock(clock_65mhz), .fpga_clock(clk),
404                  .ram0_clock(ram0_clk),
405                  //.ram1_clock(ram1_clk), //uncomment if ram1 is used
406                  .clock_feedback_in(clock_feedback_in),
407                  .clock_feedback_out(clock_feedback_out), .locked(locked));
408
409
410      // power-on reset generation
411      wire power_on_reset; // remain high for first 16 clocks
412      SRL16 reset_sr (.D(1'b0), .CLK(clk), .Q(power_on_reset),
413                      .A0(1'b1), .A1(1'b1), .A2(1'b1), .A3(1'b1));
414      defparam reset_sr.INIT = 16'hFFFF;
415
416      // ENTER button is user reset
417      wire reset,user_reset;
418      debounce db1(power_on_reset, clk, ~button_enter, user_reset);
419      assign reset = user_reset | power_on_reset;
420
421      // debounce all other buttons
422      wire clean_left, clean_right, clean_up, clean_down, clean3, clean2, clean1, clean0;
423      debounce db2(reset, clk, ~button_left, clean_left);
424      debounce db3(reset, clk, ~button_right, clean_right);
425      debounce db4(reset, clk, ~button_up, clean_up);
426      debounce db5(reset, clk, ~button_down, clean_down);
427      debounce db6(reset, clk, ~button3, clean3);
428      debounce db7(reset, clk, ~button2, clean2);
429      debounce db8(reset, clk, ~button1, clean1);
430      debounce db9(reset, clk, ~button0, clean0);
431
432      // display_16hex module for debugging
433      // contents of dispdata on top of document
434      reg [63:0] dispdata;
435      display_16hex hexdisp1(reset, clk, dispdata,
436                             disp_blank, disp_clock, disp_rs, disp_ce_b,
437                             disp_reset_b, disp_data_out);
438
439      // generate basic XVGA video signals
440      wire [10:0] hcount;
441      wire [9:0] vcount;
442      wire hsync,vsync,blank;
443      xvga xvgal(clk,hcount,vcount,hsync,vsync,blank);
444
445      // wire up to ZBT ram
446      wire [35:0] vram_write_data;
447      wire [35:0] vram_read_data;
448      wire [18:0] vram_addr;
449      wire          vram_we;
450      //wire [35:0] chromaPixelData;
451      //wire [18:0] chromaPixelAdress;
```

```

452
453     //conversion of each pixel into their hue, to be fed into ledFinder
454     wire [8:0] vr_hue; //checking each pixel against the chromaHue
455     wire [17:0] chromaPixel;
456     wire [8:0] chromaHue;
457     wire [17:0] vr_pixel;
458     rgb2hue rgb2hue1(.clock(clk), .rgb(vr_pixel), .hue(vr_hue));
459     // height and width for video feed from NTSC
460     parameter VIDEO_WIDTH = 11'd640;
461     parameter VIDEO_HEIGHT = 11'd480;
462     // hard-wired coord's below should have servos aim at thetaH = (pi/2, 3pi/4),
463     thetaV = (pi/4, pi/2)
464     wire [10:0] x = 11'd640; // x-coordinate of target; range = [0, 639]
465     wire [10:0] y = 11'd0; // y-coordinate of target; range = [0, 479]
466     wire [10:0] x_debug, y_debug; // debug
467     wire mode = ~switch[4]; // 0 = chromaKey mode; 1 = infrared mode (ledFinder)
468     // wire ledFound;
469     wire debug_servo = clean0;
470     wire ledFound = debug_servo ? 1 : ~switch[2]; // debugging
471     wire fakeLed; //just used as initial output for debugging, modify below in call to
472     ledFinder
473     ledFinder ld(.clock(clock_27mhz), .reset(reset), .pixel_translated(vr_hue),
474                 .hcount(hcount), .vcount(vcount), .x(x_debug), .y(y_debug),
475                 .ledFound(fakeLed), .targetHue(chromaHue), .mode(mode)); //pixel translated is
476     fed by vram_display
477
478     // debug & display_16hex
479     wire [15:0] disp_x, disp_y;
480     bin2decInt dispX (.clock(clock_27mhz), .value(x), .out(disp_x));
481     bin2decInt dispY (.clock(clock_27mhz), .value(y), .out(disp_y));
482
483     // transpose x,y so that theta = pi/2 @ neutral position
484     wire [10:0] x_trans, y_trans; // 11dec0
485     wire x_neg, y_neg; // x|y is negative if asserted
486     transpose transposeXY (.clock(clock_27mhz), .x(x), .y(y), .width(VIDEO_WIDTH),
487                           .height(VIDEO_HEIGHT),
488                           .x_out(x_trans), .y_out(y_trans), .x_neg(x_neg), .y_neg(y_neg));
489
490     // invert x,y (already transposed), with negative sign nullated in this step
491     wire [10:0] x_inv, y_inv; // 0dec11
492     inverse xInv (.clk(clock_27mhz), .dividend(2'b1), .divisor(x_trans), .fractional(
493                   x_inv));
494     inverse yInv (.clk(clock_27mhz), .dividend(2'b1), .divisor(y_trans), .fractional(
495                   y_inv));
496
497     // generate numerator and denominator, where theta = arctan(num/den)
498     wire [10:0] numH, numV, denH, denV; // 2dec9
499     parameter Z_COORD = 11'd640; // width of camera spans ~ 8 floor_tiles; z spans ~ 8
500     floor_tiles; thus, equal to VIDEO_WIDTH = 640
501     parameter Z_INV = 11'b0000_0000_011; // 0dec11; z_inv = 1/640 = 0.0015625
502     numden numdenX (.clock(clock_27mhz), .a(x_trans), .a_inv(x_inv), .b(Z_COORD),
503                   .b_inv(Z_INV), .num(numH), .den(denH));
504     numden numdenY (.clock(clock_27mhz), .a(y_trans), .a_inv(y_inv), .b(Z_COORD),
505                   .b_inv(Z_INV), .num(numV), .den(denV));
506
507     // den should now incorporate the negative sign
508     wire [10:0] denH_neg, denV_neg; // 2dec9; signed

```

```
500     assign denH_neg = x_neg ? {(~denH[10:9])+1, denH[8:0]} : denH;
501     assign denV_neg = y_neg ? {(~denV[10:9])+1, denV[8:0]} : denV;
502
503 // arctan function (theta = arctan(num/den); num/den = y_in/x_in)
504 wire signed [10:0] thetaH_exp, thetaV_exp; // 3dec8
505 arctan arctanX (.clk(clock_27mhz), .x_in(0), .y_in(1), .phase_out(thetaH_exp));
506 arctan arctanY (.clk(clock_27mhz), .x_in(0), .y_in(1), .phase_out(thetaV_exp));
507 // transpose all angles by adding pi/2
508 wire signed [10:0] thetaH_trans = thetaH_exp + 11'b001_1001_0010; // 3dec8; add pi/2
509 wire signed [10:0] thetaV_trans = thetaV_exp + 11'b001_1001_0010;
510
511 // debug & display_16hex
512 wire [15:0] disp_thetaH, disp_thetaV;
513 reg [8:0] thetaH, thetaV;
514 bin2decAngle dispThetaH (.clock(clock_27mhz), .neutral(~ledFound), .value(thetaH),
515 .hex(disp_thetaH));
516 bin2decAngle dispThetaV (.clock(clock_27mhz), .neutral(~ledFound), .value(thetaV),
517 .hex(disp_thetaV));
518
519 // servo functions
520 wire [7:0] debug_servo_angle = switch;
521 always @(posedge clock_27mhz) begin
522     if(debug_servo) begin // theta in format 2dec7
523         case (debug_servo_angle[7:4])
524             4'd0: thetaH <= 9'b0; // 0
525             4'd1: thetaH <= 9'b00_1000011; // pi/6
526             4'd2: thetaH <= 9'b00_1100100; // pi/4
527             4'd3: thetaH <= 9'b01_0000110; // pi/3
528             4'd4: thetaH <= 9'b01_1001001; // pi/2
529             4'd5: thetaH <= 9'b10_0001100;
530             4'd6: thetaH <= 9'b10_0101101;
531             4'd7: thetaH <= 9'b10_1001110;
532             default: thetaH <= 9'b11_0010010;
533         endcase // thetaH
534
535         case (debug_servo_angle[3:0])
536             4'd0: thetaV <= 9'b0; // 2dec7
537             4'd1: thetaV <= 9'b00_1000011;
538             4'd2: thetaV <= 9'b00_1100100;
539             4'd3: thetaV <= 9'b01_0000110;
540             4'd4: thetaV <= 9'b01_1001001;
541             4'd5: thetaV <= 9'b10_0001100;
542             4'd6: thetaV <= 9'b10_0101101;
543             4'd7: thetaV <= 9'b10_1001110;
544             default: thetaV <= 9'b11_0010010;
545         endcase // thetaV
546     end
547     else begin // ~debug
548         thetaH <= thetaH_trans[9:1]; // 2dec7
549         thetaV <= thetaV_trans[9:1];
550     end
551 end //always
552 wire pulse_20ms, pulse_servoH, pulse_servoV;
553 assign user1[1:0] = {pulse_servoH, pulse_servoV};
554 servoClock clock_20ms (.clock(clock_27mhz), .pulse_20ms(pulse_20ms));
555 servo servoH (.clock(clock_27mhz), .ledFound(ledFound), .pulse_20ms(pulse_20ms), .
```

```
theta(thetaH), .pulse_servo(pulse_servoH));
555    servo servoV (.clock(clock_27mhz), .ledFound(ledFound), .pulse_20ms(pulse_20ms), .
theta(thetaV), .pulse_servo(pulse_servoV));
556
557 // laser module
558 wire laserOn;
559 assign user1[31] = laserOn;
560 laser laserFire (.clock(clock_27mhz), .ledFound(ledFound), .thetaH(thetaH), .thetaV
(thetaV), .laserOn(laserOn));
561
562 // siren module
563 wire sound;
564 wire complexMelody = ~switch[5];
565 assign user1[29] = sound;
566 siren sr(.clock(clock_27mhz), .sirenOn(laserOn), .complexMelody(complexMelody), .
sound(sound));
567
568 //image overlay, based on locations of x and y from ledFinder, mux later based on
ledFound, and if pixel is within range of image (width 256, height 240)
569 wire [23:0] dstarPixel;
570 picture_blob dstar1(.pixel_clk(tv_in_line_clock1), .x(11'd500), .hcount(hcount), .y(
10'd400), .vcount(vcount), .pixel(dstarPixel)); //x and y here are the starting
coordinates for the image display
571
572
573 wire ram0_clk_not_used;
574 zbt_6111 zbt1(clk, 1'b1, vram_we, vram_addr,
575     vram_write_data, vram_read_data,
576     ram0_clk_not_used, //to get good timing, don't connect ram_clk to zbt_6111
577     ram0_we_b, ram0_address, ram0_data, ram0_cen_b);
578
579 // ADV7185 NTSC decoder interface code
580 // adv7185 initialization module
581 adv7185init adv7185(.reset(reset), .clock_27mhz(clock_27mhz),
582     .source(1'b0), .tv_in_reset_b(tv_in_reset_b),
583     .tv_in_i2c_clock(tv_in_i2c_clock),
584     .tv_in_i2c_data(tv_in_i2c_data));
585
586 wire [29:0] ycrcb; // video data (luminance, chrominance)
587 wire [2:0] fvh; // sync for field, vertical, horizontal
588 wire dv; // data valid
589
590 //NTSC Decode
591 ntsc_decode decode (.clk(tv_in_line_clock1), .reset(reset),
592     .tv_in_ycrcb(tv_in_ycrcb[19:10]),
593     .ycrcb(ycrcb), .f(fvh[2]),
594     .v(fvh[1]), .h(fvh[0]), .data_valid(dv));
595
596 //conversion of YCrCb data to RGB data, rgb outputs are originally 8 bits wide,
need to shorten that in a second
597 wire [7:0] red;
598 wire [7:0] green;
599 wire [7:0] blue;
600 YCrCb2RGB rgb(.R(red), .G(green), .B(blue), .clk(tv_in_line_clock1), .rst(reset), .
Y(ycrcb[29:20]), .Cr(ycrcb[19:10]), .Cb(ycrcb[9:0]));
601
602 //6 bit r g and b
```

```
603     wire [5:0] red2 = red[7:2];
604     wire [5:0] green2 = green[7:2];
605     wire [5:0] blue2 = blue[7:2];
606
607 // NTSC data written to ZBT memory
608 //delay of fvh and delay to account for YCrCb Delay (3 clk cycles)
609     wire fvhDelay0, fvhDelay1, fvhDelay2, dvDelay;
610     delayN #(NDELAY(3))
611     fvh0(.clk(tv_in_line_clock1), .in(fvh[0]), .out(fvhDelay0));
612     delayN #(NDELAY(3))
613     fvh1(.clk(tv_in_line_clock1), .in(fvh[1]), .out(fvhDelay1));
614     delayN #(NDELAY(3))
615     fvh2(.clk(tv_in_line_clock1), .in(fvh[2]), .out(fvhDelay2));
616     delayN #(NDELAY(3))
617     DvD(.clk(tv_in_line_clock1), .in(dv), .out(dvDelay));
618
619     wire [18:0] ntsc_addr;
620     wire [35:0] ntsc_data;
621     wire ntsc_we;
622
623     ntsc_to_zbt n2z (.clk(clk), .vclk(tv_in_line_clock1), .fvh({fvhDelay2, fvhDelay1,
624 fvhDelay0}), .dv(dvDelay), .din({red2, green2, blue2}),
625 .ntsc_addr(ntsc_addr), .ntsc_data(ntsc_data), .ntsc_we(ntsc_we), .sw(switch[6]));
626
627 // generate pixel value from reading ZBT memory
628 // wire [17:0] vr_pixel; //each pixel requires 18 bits
629     wire [18:0] vram_addr1;
630 //cursor additions for selecting hue to target on
631     wire [10:0] cursor_x;
632     wire [9:0] cursor_y;
633     //wire [17:0] chromaPixelAdress;
634
635 //crosshair instantiation
636 parameter CROSS_MAX_X = 11'd700;
637 parameter CROSS_MIN_X = 11'd12;
638 parameter CROSS_MAX_Y = 10'd560;
639 parameter CROSS_MIN_Y = 10'd75;
640     crosshair #(.X_MAX(CROSS_MAX_X), .X_MIN(CROSS_MIN_X), .Y_MAX(CROSS_MAX_Y), .Y_MIN(
641 CROSS_MIN_Y))
642         cr (.reset(reset), .clk(clk), .up(clean_up), .down(clean_down), .left(
clean_left), .right(clean_right), .cursor_x(cursor_x), .cursor_y(cursor_y)); //cursor
location sent to chromakey
643
644 //vram instantiation, sends vram_adress to ZBT to access vram_pixel to be
645 displayed, and vram_pixel value to chromaPixel when hcount and vcount match the
646 cursor location
647     vram_display vd1(reset, clk, hcount, vcount, vr_pixel, vram_addr1, vram_read_data);
648
649 //SETUP servos and all the associated modules
650 //laser instantiation, sets pin 23 to high to pulse the laser
651 // wire laserOn;
652 // assign user1[23] = laserOn;
653 //laser lase(.clock(clk), .ledFound(ledFound), .thetaH(),
654 .thetaV(), .laserOn(laserOn));
655
656 //chromaPixel grabs the value of the pixel found at the center of the cross hair,
```

```

translated into hue
652     chromaPixel chroma(.button_enter(clean1),.hcount(hcount),.vcount(vcount),.x_cursor(
cursor_x),.y_cursor(cursor_y),.clk(clk),.reset(reset),.vram_pixel(vr_pixel),
chromaPixel(chromaPixel));
653     rgb2hue chromhue(.clock(clk),.rgb(chromaPixel),.hue(chromaHue));
654
655
656 // code to write pattern to ZBT memory
657 reg [31:0] count;
658 always @(posedge clk) count <= reset ? 0 : count + 1;
659
660 wire [18:0] vram_addr2 = count[0+18:0];
661 //vpat = 36'd0; //if outside of range of ntsc, pixels are black
662
663 //wire [35:0] vpat = ( switch[1] ? {4{count[3+3:3],4'b0}}
664 // : {4{count[3+4:4],4'b0}} ); //videopattern
665
666 wire [35:0] vpat = 36'd0; //all black instead of videopattern
667
668
669 // mux selecting read/write to memory based on which write-enable is chosen
670 wire sw_ntsc = clean3;
671 //wire my_we = sw_ntsc ? (hcount[1:0]==2'd2) : blank; //my_we should be high for
2 clock cycles
672 wire my_we = sw_ntsc ? (hcount[0]==1'd1) : blank; //write enable should be high
every other clock cylce
673 wire [18:0] write_addr = sw_ntsc ? ntsc_addr : vram_addr2;
674 wire [35:0] write_data = sw_ntsc ? ntsc_data : vpat;
675
676 // wire write_enable = sw_ntsc ? (my_we & ntsc_we) : my_we;
677 // assign vram_addr = write_enable ? write_addr : vram_addr1;
678 // assign vram_we = write_enable;
679
680 assign vram_addr = my_we ? write_addr : vram_addr1;
681 assign vram_we = my_we;
682 assign vram_write_data = write_data;
683
684
685
686 // select output pixel data using initial mux, decides whether pixel or
687 //will be expanded to account for chromakeyng, wherein if the pixel matches the
chroma key, an image is overlayed
688
689 reg [17:0] pixel;
690 reg b,hs,vs, dstar;
691
692 parameter HALFWIDTH = 178;      // default picture width
693 parameter HALFHEIGHT = 120;
694 parameter WIDTH = 356;
695 parameter CROSS_WIDTH = 3'd3; // width of cursor boxes = CROSS_WIDTH * 2 - 1
696 reg crosshair, xDepth, yDepth, xBorder, yBorder, Border; // determines pixel
assignment for crosshairs
697
698 wire display_debug = debug_servo ? 0 : switch[0];
699 always @(posedge clk) begin
700     //if ( (((hcount+3) > cursor_x) && (hcount < (cursor_x+3))) || (((vcount+3) >
cursor_y) && (vcount < (cursor_y + 3)))) &&

```

```

701          //      ( (hcount < CROSS_MAX_X) && (hcount > CROSS_MIN_X) && (vcount <
702          CROSS_MAX_Y) && (vcount > CROSS_MIN_Y) ) )
703          xDepth <= ((hcount+CROSS_WIDTH) > cursor_x) && (hcount < (cursor_x+CROSS_WIDTH));
704          //xBorder <= (hcount < CROSS_MAX_X) && (hcount > CROSS_MIN_X);
705          //yBorder <= (vcount < CROSS_MAX_Y) && (vcount > CROSS_MIN_Y);
706          yDepth <= ((vcount+CROSS_WIDTH) > cursor_y) && (vcount < (cursor_y + CROSS_WIDTH
707          ));
708          //Border <= xBorder && yBorder;
709          crosshair <= xDepth || yDepth;
710          //(xDepth || yDepth); //((hcount==512) || (vcount==370); //0;
711
712          if (ledFound)
713              if(((hcount+HALFWIDTH) >= x && hcount < (x+HALFWIDTH)) && ((vcount+HALFHEIGHT
714          ) >= y && vcount < (y+HALFHEIGHT)))
715                  dstar <= 1;
716          else
717              dstar <= 0;
718
719          pixel <= display_debug ? {hcount[8:6],15'b0} :
720          ( crosshair ? {6'b0, 6'b1111_11, 6'b0} :
721          // ( crosshair ? {6'b0, 6'b1111_11, 6'b0} : vr_pixel);
722          (dstar ? dstarPixel : vr_pixel)); //mux between test signal,
723          crosshair, or vr_pixel
724
725          //add to above (ledFinder) ?
726          {dstarPixel[23:18],dstarPixel[15:10],dstarPixel[7:2]} : (all else)
727          b <= blank;
728          hs <= hsync;
729          vs <= vsync;
730
731          // VGA Output. In order to meet the setup and hold times of the
732          // AD7125, we send it ~clk.f
733
734          //these values are for a black and white display, will need to add in instantiation
735          //of ycrcb2rgb for this to work
736          assign vga_out_red = {pixel[17:12],2'b00}; //keep the higher order bits of r,g,b
737          assign vga_out_green ={pixel[11:6],2'b00};
738          assign vga_out_blue = {pixel[5:0],2'b00};
739          assign vga_out_sync_b = 1'b1; // not used
740          assign vga_out_pixel_clock = ~clk;
741          assign vga_out_blank_b = ~b;
742          assign vga_out_hsync = hs;
743          assign vga_out_vsync = vs;
744
745          // debugging via LEDs and hexDisplay
746
747          // assign led = ~{vram_address[18:13], reset, switch[0]};
748          assign led = ~{3'b0, mode, laserOn, ledFound, reset, display_debug};
749
750          always @ (posedge clock_27mhz)
751              dispdata <= {disp_x, disp_y, disp_thetaH, disp_thetaV};
752              // dispdata <= {vram_read_data,9'b0,vram_addr};
753              // dispdata <= {ntsc_data,9'b0,ntsc_addr};
754
755      endmodule

```

```
752
753 ///////////////////////////////////////////////////////////////////
754 // xvga: Generate XVGA display signals (1024 x 768 @ 60Hz)
755
756 module xvga(vclock,hcount,vcount,hsync,vsync,blank);
757     input vclock;
758     output [10:0] hcount;
759     output [9:0] vcount;
760     output      vsync;
761     output      hsync;
762     output      blank;
763
764     reg      hsync,vsync,hblank,vblank,blank;
765     reg [10:0] hcount;      // pixel number on current line
766     reg [9:0] vcount;      // line number
767
768     // horizontal: 1344 pixels total
769     // display 1024 pixels per line
770     wire      hsynccon,hsyncoff,hreset,hblankon;
771     assign    hblankon = (hcount == 1023);
772     assign    hsynccon = (hcount == 1047);
773     assign    hsyncoff = (hcount == 1183);
774     assign    hreset = (hcount == 1343);
775
776     // vertical: 806 lines total
777     // display 768 lines
778     wire      vsynccon,vsyncoff,vreset,vblankon;
779     assign    vblankon = hreset & (vcount == 767);
780     assign    vsynccon = hreset & (vcount == 776);
781     assign    vsyncoff = hreset & (vcount == 782);
782     assign    vreset = hreset & (vcount == 805);
783
784     // sync and blanking
785     wire      next_hblank,next_vblank;
786     assign    next_hblank = hreset ? 0 : hblankon ? 1 : hblank;
787     assign    next_vblank = vreset ? 0 : vblankon ? 1 : vblank;
788     always @(posedge vclock) begin
789         hcount <= hreset ? 0 : hcount + 1;
790         hblank <= next_hblank;
791         hsync <= hsynccon ? 0 : hsyncoff ? 1 : hsync; // active low
792
793         vcount <= hreset ? (vreset ? 0 : vcount + 1) : vcount;
794         vblank <= next_vblank;
795         vsync <= vsynccon ? 0 : vsyncoff ? 1 : vsync; // active low
796
797         blank <= next_vblank | (next_hblank & ~hreset);
798     end
799 endmodule
800
801 ///////////////////////////////////////////////////////////////////
802 // generate display pixels from reading the ZBT ram
803 // note that the ZBT ram has 2 cycles of read (and write) latency
804 //
805 // We take care of that by latching the data at an appropriate time.
806 //
807 // Note that the ZBT stores 36 bits per word; we use only 32 bits here,
808 // decoded into four bytes of pixel data.
```

```
809 //  
810 // Bug due to memory management will be fixed. The bug happens because  
811 // memory is called based on current hcount & vcount, which will actually  
812 // shows up 2 cycle in the future. Not to mention that these incoming data  
813 // are latched for 2 cycles before they are used. Also remember that the  
814 // ntsc2zbt's addressing protocol has been fixed.  
815  
816 // The original bug:  
817 // -. At (hcount, vcount) = (100, 201) data at memory address(0,100,49)  
818 // arrives at vram_read_data, latch it to vr_data_latched.  
819 // -. At (hcount, vcount) = (100, 203) data at memory address(0,100,49)  
820 // is latched to last_vr_data to be used for display.  
821 // Remember that memory address(0,100,49) contains camera data  
822 // pixel(100,192) - pixel(100,195).  
823 // -. At (hcount, vcount) = (100, 204) camera pixel data(100,192) is shown.  
824 // -. At (hcount, vcount) = (100, 205) camera pixel data(100,193) is shown.  
825 // -. At (hcount, vcount) = (100, 206) camera pixel data(100,194) is shown.  
826 // -. At (hcount, vcount) = (100, 207) camera pixel data(100,195) is shown.  
827 //  
828 // Unfortunately this means that at (hcount == 0) to (hcount == 11) data from  
829 // the right side of the camera is shown instead (including possible sync signals).  
830  
831 // To fix this, two corrections has been made:  
832 // -. Fix addressing protocol in ntsc_to_zbt module.  
833 // -. Forecast hcount & vcount 8 clock cycles ahead and use that  
834 // instead to call data from ZBT.  
835  
836  
837 module vram_display(reset,clk,hcount,vcount,vr_pixel,  
838     vram_addr,vram_read_data);  
839  
840     input reset, clk;  
841     input [10:0] hcount;  
842     input [9:0] vcount;  
843     output [17:0] vr_pixel;  
844     output [18:0] vram_addr;  
845     input [35:0] vram_read_data;  
846     //input [35:0] chromaPixelData; //pixel data from ZBT  
847     //output [18:0] chromaPixelAddress; //Adress of pixel that need be looked up in  
zbt_6111  
848     //input [10:0] cursor_x;  
849     //input [9:0] cursor_y;  
850     //input blank;  
851  
852     //bunk code for address determination of chroma key pixel  
853     //always @(posedge clk)  
854         //if (clean_enter) //begin  
855             //chromaAddress <= {cursor_y, (~cursor_x[9:1]-9'd136)}; //address of the hue  
we want to target  
856             //chromaPixel <= ; //need vram_read_data that corresponds to the above address  
857             //end  
858             //wire [18:0] chromaAddress;  
859  
860     //forecast hcount & vcount 8 clock cycles ahead to get data from ZBT  
861     //wire [10:0] hcount_f = (hcount >= 1048) ? (hcount - 1048) :  
862         //(hcount >=24) ? (hcount-24) : hcount;  
863
```

```

864     wire [10:0] hcount_f = (hcount >= 1048) ? (hcount - 1048) : (hcount + 8);
865     wire [9:0] vcount_f = (hcount >= 1048) ? ((vcount == 805) ? 0 : vcount + 1) :
866         vcount;
867         //wire [9:0] vcount_f = (hcount >= 1048) ? ((vcount == 768) ? 0 : vcount + 1) :
868         vcount;
869
870         // always@(posedge clk) //mux to send the chromakey address, only when blank is
871         high //(blank) ? {chromaAddress} :
872             wire [18:0] vram_addr = {vcount_f, (~hcount_f[9:1] - 9'd136)};
873
874             //wire [18:0] vram_addr = {vcount, (~hcount[9:1] - 9'd150)};
875
876             wire hc2 = hcount[0]; //LSB of hcount, switches every clock cycle, used to
877             select which pixel is displayed from the same address
878             reg [17:0] vr_pixel;
879             reg [35:0] vr_data_latched;
880             reg [35:0] last_vr_data;
881
882             always @ (posedge clk)
883                 last_vr_data <= (hc2==1'd1) ? vr_data_latched : last_vr_data; //each 18 bit
884                 pixel is latched for two clk cycle
885
886             always @ (posedge clk)
887                 vr_data_latched <= (hc2==1'd0) ? ((hcount_f < 10'd14) ? 18'd0 : vram_read_data) :
888                 vr_data_latched;
889                 //((hcount_f < 10'd14) ? 18'd0 : vram_read_data) : vr_data_latched; //fixing
890                 the far left hand side pixels to be black, based on forecasted pixels
891                 //(((hcount_f == cursor_x) || (vcount_f == cursor_y) || (hcount_f < 10'd11)) ?
892                     18'd0 : vram_read_data): vr_data_latched; /
893                     //vram_read_data : vr_data_latched;
894                     //if hcount is less than 11 or the same value as the cursor's x position or y
895                     position, pixel is black
896
897                     always @(*) begin // each 36-bit word from RAM is decoded to 2 bytes
898                         case (hc2)
899                             1'd1: vr_pixel = last_vr_data[17:0]; //first pixel in address
900                             //((hcount_f < 10'd11) ? 18'd0 :
901                             //((hcount_f == cursor_x) || vcount_f == cursor_y) ? 18'd0 :
902
903                             1'd0: vr_pixel = last_vr_data[35:18]; //second pixel in address
904                             //((hcount_f < 10'd11) ? 18'd0 :
905
906                             endcase
907                         end
908
909                     endmodule // vram_display
910
911 //////////////////////////////// parameterized delay line
912
913 module delayN(clk,in,out);
914     input clk;
915     input in;
916     output out;
917
918     parameter NDELAY = 3;
919
920

```

```
912     reg [NDELAY-1:0] shiftreg;
913     wire      out = shiftreg[NDELAY-1];
914
915     always @(posedge clk)
916         shiftreg <= {shiftreg[NDELAY-2:0],in};
917
918 endmodule // delayN
919
920 //////////////////////////////////////////////////////////////////
921 // ramclock module
922
923 //////////////////////////////////////////////////////////////////
924 //
925 // 6.111 FPGA Labkit -- ZBT RAM clock generation
926 //
927 //
928 // Created: April 27, 2004
929 // Author: Nathan Ickes
930 //
931 //////////////////////////////////////////////////////////////////
932 //
933 // This module generates deskewed clocks for driving the ZBT SRAMs and FPGA
934 // registers. A special feedback trace on the labkit PCB (which is length
935 // matched to the RAM traces) is used to adjust the RAM clock phase so that
936 // rising clock edges reach the RAMs at exactly the same time as rising clock
937 // edges reach the registers in the FPGA.
938 //
939 // The RAM clock signals are driven by DDR output buffers, which further
940 // ensures that the clock-to-pad delay is the same for the RAM clocks as it is
941 // for any other registered RAM signal.
942 //
943 // When the FPGA is configured, the DCMs are enabled before the chip-level I/O
944 // drivers are released from tristate. It is therefore necessary to
945 // artificially hold the DCMs in reset for a few cycles after configuration.
946 // This is done using a 16-bit shift register. When the DCMs have locked, the
947 // <lock> output of this module will go high. Until the DCMs are locked, the
948 // output clock timings are not guaranteed, so any logic driven by the
949 // <fpga_clock> should probably be held inreset until <locked> is high.
950 //
951 //////////////////////////////////////////////////////////////////
952
953 module ramclock(ref_clock, fpga_clock, ram0_clock, ram1_clock,
954                 clock_feedback_in, clock_feedback_out, locked);
955
956     input ref_clock;                      // Reference clock input
957     output fpga_clock;                   // Output clock to drive FPGA logic
958     output ram0_clock, ram1_clock;       // Output clocks for each RAM chip
959     input clock_feedback_in;             // Output to feedback trace
960     output clock_feedback_out;          // Input from feedback trace
961     output locked;                     // Indicates that clock outputs are stable
962
963     wire ref_clk, fpga_clk, ram_clk, fb_clk, lock1, lock2, dcm_reset;
964
965 //////////////////////////////////////////////////////////////////
966
967 //To force ISE to compile the ramclock, this line has to be removed.
968 //IBUFG ref_buf (.O(ref_clk), .I(ref_clock));
```

```
969     assign ref_clk = ref_clock;
970
971     BUFG int_buf (.O(fpga_clock), .I(fpga_clk));
972
973     DCM int_dcm (.CLKFB(fpga_clock),
974                   .CLKIN(ref_clk),
975                   .RST(dcm_reset),
976                   .CLK0(fpga_clk),
977                   .LOCKED(lock1));
978
979 // synthesis attribute DLL_FREQUENCY_MODE of int_dcm is "LOW"
980 // synthesis attribute DUTY_CYCLE_CORRECTION of int_dcm is "TRUE"
981 // synthesis attribute STARTUP_WAIT of int_dcm is "FALSE"
982 // synthesis attribute DFS_FREQUENCY_MODE of int_dcm is "LOW"
983 // synthesis attribute CLK_FEEDBACK of int_dcm is "1X"
984 // synthesis attribute CLKOUT_PHASE_SHIFT of int_dcm is "NONE"
985 // synthesis attribute PHASE_SHIFT of int_dcm is 0
986
987     BUFG ext_buf (.O(ram_clock), .I(ram_clk));
988
989     IBUFG fb_buf (.O(fb_clk), .I(clock_feedback_in));
990
991     DCM ext_dcm (.CLKFB(fb_clk),
992                   .CLKIN(ref_clk),
993                   .RST(dcm_reset),
994                   .CLK0(ram_clk),
995                   .LOCKED(lock2));
996
997 // synthesis attribute DLL_FREQUENCY_MODE of ext_dcm is "LOW"
998 // synthesis attribute DUTY_CYCLE_CORRECTION of ext_dcm is "TRUE"
999 // synthesis attribute STARTUP_WAIT of ext_dcm is "FALSE"
1000 // synthesis attribute DFS_FREQUENCY_MODE of ext_dcm is "LOW"
1001 // synthesis attribute CLK_FEEDBACK of ext_dcm is "1X"
1002 // synthesis attribute CLKOUT_PHASE_SHIFT of ext_dcm is "NONE"
1003 // synthesis attribute PHASE_SHIFT of ext_dcm is 0
1004
1005     SRL16 dcm_RST_SR (.D(1'b0), .CLK(ref_clk), .Q(dcm_reset),
1006                         .A0(1'b1), .A1(1'b1), .A2(1'b1), .A3(1'b1));
1007
1008 // synthesis attribute init of dcm_RST_SR is "000F";
1009
1010
1011     OFDDRSE ddr_Reg0 (.Q(ram0_clock), .C0(ram_clock), .C1(~ram_clock),
1012                         .CE (1'b1), .D0(1'b1), .D1(1'b0), .R(1'b0), .S(1'b0));
1013     OFDDRSE ddr_Reg1 (.Q(ram1_clock), .C0(ram_clock), .C1(~ram_clock),
1014                         .CE (1'b1), .D0(1'b1), .D1(1'b0), .R(1'b0), .S(1'b0));
1015     OFDDRSE ddr_Reg2 (.Q(clock_feedback_out), .C0(ram_clock), .C1(~ram_clock),
1016                         .CE (1'b1), .D0(1'b1), .D1(1'b0), .R(1'b0), .S(1'b0));
1017
1018     assign locked = lock1 && lock2;
1019
1020 endmodule
1021
1022 // File: zbt_6111_sample.v
1023 // Date: 26-Nov-05
1024 // Author: I. Chuang <ichuang@mit.edu>
1025 // 
1026 // Sample code for the MIT 6.111 labkit demonstrating use of the ZBT
1027 // memories for video display. Video input from the NTSC digitizer is
```

```
1026 // displayed within an XGA 1024x768 window. One ZBT memory (ram0) is used
1027 // as the video frame buffer, with 8 bits used per pixel (black & white).
1028 //
1029 // Since the ZBT is read once for every four pixels, this frees up time for
1030 // data to be stored to the ZBT during other pixel times. The NTSC decoder
1031 // runs at 27 MHz, whereas the XGA runs at 65 MHz, so we synchronize
1032 // signals between the two (see ntsc2zbt.v) and let the NTSC data be
1033 // stored to ZBT memory whenever it is available, during cycles when
1034 // pixel reads are not being performed.
1035 //
1036 // We use a very simple ZBT interface, which does not involve any clock
1037 // generation or hiding of the pipelining. See zbt_6111.v for more info.
1038 //
1039 // switch[7] selects between display of NTSC video and test bars
1040 // switch[6] is used for testing the NTSC decoder
1041 // switch[1] selects between test bar periods; these are stored to ZBT
1042 // during blanking periods
1043 // switch[0] selects vertical test bars (hardwired; not stored in ZBT)
1044 //
1045 //
1046 // Bug fix: Jonathan P. Mailoa <jpmailoa@mit.edu>
1047 // Date : 11-May-09
1048 //
1049 // Use ramclock module to deskew clocks; GPH
1050 // To change display from 1024*787 to 800*600, use clock_40mhz and change
1051 // accordingly. Verilog ntsc2zbt.v will also need changes to change resolution.
1052 //
1053 // Date : 10-Nov-11
1054
1055 /////////////////////////////////
1056 //
1057 // 6.111 FPGA Labkit -- Template Toplevel Module
1058 //
1059 // For Labkit Revision 004
1060 //
1061 //
1062 // Created: October 31, 2004, from revision 003 file
1063 // Author: Nathan Ickes
1064 //
1065 /////////////////////////////////
1066 //
1067 // CHANGES FOR BOARD REVISION 004
1068 //
1069 // 1) Added signals for logic analyzer pods 2-4.
1070 // 2) Expanded "tv_in_ycrcb" to 20 bits.
1071 // 3) Renamed "tv_out_data" to "tv_out_i2c_data" and "tv_out_sclk" to
1072 //     "tv_out_i2c_clock".
1073 // 4) Reversed disp_data_in and disp_data_out signals, so that "out" is an
1074 //     output of the FPGA, and "in" is an input.
1075 //
1076 // CHANGES FOR BOARD REVISION 003
1077 //
1078 // 1) Combined flash chip enables into a single signal, flash_ce_b.
1079 //
1080 // CHANGES FOR BOARD REVISION 002
1081 //
1082 // 1) Added SRAM clock feedback path input and output
```

```
1083 // 2) Renamed "mousedata" to "mouse_data"
1084 // 3) Renamed some ZBT memory signals. Parity bits are now incorporated into
1085 //      the data bus, and the byte write enables have been combined into the
1086 //      4-bit ram#_bwe_b bus.
1087 // 4) Removed the "systemace_clock" net, since the SystemACE clock is now
1088 //      hardwired on the PCB to the oscillator.
1089 //
1090 ///////////////////////////////////////////////////////////////////
1091 //
1092 // Complete change history (including bug fixes)
1093 //
1094 // 2011-Nov-10: Changed resolution to 1024 * 768.
1095 //                  Added back ramclok to deskew RAM clock
1096 //
1097 // 2009-May-11: Fixed memory management bug by 8 clock cycle forecast.
1098 //                  Changed resolution to 800 * 600.
1099 //                  Reduced clock speed to 40MHz.
1100 //                  Disconnected zbt_6111's ram_clk signal.
1101 //                  Added ramclock to control RAM.
1102 //                  Added notes about ram1 default values.
1103 //                  Commented out clock_feedback_out assignment.
1104 //                  Removed delayN modules because ZBT's latency has no more effect.
1105 //
1106 // 2005-Sep-09: Added missing default assignments to "ac97_sdata_out",
1107 //                  "disp_data_out", "analyzer[2-3]_clock" and
1108 //                  "analyzer[2-3]_data".
1109 //
1110 // 2005-Jan-23: Reduced flash address bus to 24 bits, to match 128Mb devices
1111 //                  actually populated on the boards. (The boards support up to
1112 //                  256Mb devices, with 25 address lines.)
1113 //
1114 // 2004-Oct-31: Adapted to new revision 004 board.
1115 //
1116 // 2004-May-01: Changed "disp_data_in" to be an output, and gave it a default
1117 //                  value. (Previous versions of this file declared this port to
1118 //                  be an input.)
1119 //
1120 // 2004-Apr-29: Reduced SRAM address busses to 19 bits, to match 18Mb devices
1121 //                  actually populated on the boards. (The boards support up to
1122 //                  72Mb devices, with 21 address lines.)
1123 //
1124 // 2004-Apr-29: Change history started
1125 //
1126 ///////////////////////////////////////////////////////////////////
1127
```

```
1 // Carlos Cuevas & Cody Winkleblack
2 // 6.111 Laser Cyclops
3
4 /*
5 Purpose of module is to transpose x,y coordinates given from ledFinder
6     to new coordinates in which both servos will be at neutral
7     position when both angles given are pi/2
8
9
10 Transpose x,y so that theta = pi/2 @ neutral position
11     thetaH_min @ x_max; thetaV_min @ y_min
12     thus, flip negative sign for x so that thetaH_min @ x_min
13 */
14
15 module transpose(
16     input clock,
17     input [10:0] x, y, width, height,
18     output reg [10:0] x_out, y_out,
19     output reg x_neg, y_neg // x|y is negative is asserted
20 );
21
22     wire [10:0] x_gain = width >> 1; // gain to x so that tan(pi/2) = z / 0 =
23     undefined --> x + gain = 0
24     wire [10:0] y_gain = height >> 1; // gain to y so that tan(pi/2) = z / 0 =
25     undefined --> y + gain = 0
26
27     always @(posedge clock) begin
28         // x_transposed = -(x - width/2)
29         if(x < x_gain) begin
30             x_neg <= 0;
31             x_out <= x_gain - x;
32         end
33         else begin
34             x_neg <= 1;
35             x_out <= x - x_gain;
36         end
37         // y_transposed = y - height/2
38         if(y < y_gain) begin
39             y_neg <= 1;
40             y_out <= y_gain - y;
41         end
42         else begin
43             y_neg <= 0;
44             y_out <= y - y_gain;
45         end
46     end // always @(posedge clock)
47
48 endmodule // transpose
```

```
1  /*****  
2  **  
3  ** Module: ycrcb2rgb  
4  **  
5  ** Generic Equations:  
6  *****/  
7  
8  module YCrCb2RGB ( R, G, B, clk, rst, Y, Cr, Cb );  
9  
10 output [7:0] R, G, B;  
11  
12 input clk,rst;  
13 input[9:0] Y, Cr, Cb;  
14  
15 wire [7:0] R,G,B;  
16 reg [20:0] R_int,G_int,B_int,X_int,A_int,B1_int,B2_int,C_int;  
17 reg [9:0] const1,const2,const3,const4,const5;  
18 reg[9:0] Y_reg, Cr_reg, Cb_reg;  
19  
20 //registering constants  
21 always @ (posedge clk)  
22 begin  
23     const1 = 10'b 0100101010; //1.164 = 01.00101010  
24     const2 = 10'b 0110011000; //1.596 = 01.10011000  
25     const3 = 10'b 0011010000; //0.813 = 00.11010000  
26     const4 = 10'b 0001100100; //0.392 = 00.01100100  
27     const5 = 10'b 1000000100; //2.017 = 10.00000100  
28 end  
29  
30 always @ (posedge clk or posedge rst)  
31     if (rst)  
32         begin  
33             Y_reg <= 0; Cr_reg <= 0; Cb_reg <= 0;  
34         end  
35     else  
36         begin  
37             Y_reg <= Y; Cr_reg <= Cr; Cb_reg <= Cb;  
38         end  
39  
40 always @ (posedge clk or posedge rst)  
41     if (rst)  
42         begin  
43             A_int <= 0; B1_int <= 0; B2_int <= 0; C_int <= 0; X_int <= 0;  
44         end  
45     else  
46         begin  
47             X_int <= (const1 * (Y_reg - 'd64)) ;  
48             A_int <= (const2 * (Cr_reg - 'd512));  
49             B1_int <= (const3 * (Cr_reg - 'd512));  
50             B2_int <= (const4 * (Cb_reg - 'd512));  
51             C_int <= (const5 * (Cb_reg - 'd512));  
52         end  
53  
54 always @ (posedge clk or posedge rst)  
55     if (rst)  
56         begin  
57             R_int <= 0; G_int <= 0; B_int <= 0;
```

```
58      end
59  else
60    begin
61      R_int <= X_int + A_int;
62      G_int <= X_int - B1_int - B2_int;
63      B_int <= X_int + C_int;
64    end
65
66
67
68 /*always @ (posedge clk or posedge rst)
69 if (rst)
70   begin
71     R_int <= 0; G_int <= 0; B_int <= 0;
72   end
73 else
74   begin
75     X_int <= (const1 * (Y_reg - 'd64)) ;
76     R_int <= X_int + (const2 * (Cr_reg - 'd512));
77     G_int <= X_int - (const3 * (Cr_reg - 'd512)) - (const4 * (Cb_reg - 'd512));
78     B_int <= X_int + (const5 * (Cb_reg - 'd512));
79   end
80
81 */
82 /* limit output to 0 - 4095, <0 equals 0 and >4095 equals 4095 */
83 assign R = (R_int[20]) ? 0 : (R_int[19:18] == 2'b0) ? R_int[17:10] : 8'b11111111;
84 assign G = (G_int[20]) ? 0 : (G_int[19:18] == 2'b0) ? G_int[17:10] : 8'b11111111;
85 assign B = (B_int[20]) ? 0 : (B_int[19:18] == 2'b0) ? B_int[17:10] : 8'b11111111;
86
87 endmodule
88
89
90
91
92
```

```
1 //  
2 // File: zbt_6111.v  
3 // Date: 27-Nov-05  
4 // Author: I. Chuang <ichuang@mit.edu>  
5 //  
6 // Simple ZBT driver for the MIT 6.111 labkit, which does not hide the  
7 // pipeline delays of the ZBT from the user. The ZBT memories have  
8 // two cycle latencies on read and write, and also need extra-long data hold  
9 // times around the clock positive edge to work reliably.  
10 //  
11 ////////////////////////////////////////////////  
12 // Ike's simple ZBT RAM driver for the MIT 6.111 labkit  
13 //  
14 // Data for writes can be presented and clocked in immediately; the actual  
15 // writing to RAM will happen two cycles later.  
16 //  
17 // Read requests are processed immediately, but the read data is not available  
18 // until two cycles after the intial request.  
19 //  
20 // A clock enable signal is provided; it enables the RAM clock when high.  
21 //  
22 module zbt_6111(clk, cen, we, addr, write_data, read_data,  
23     ram_clk, ram_we_b, ram_address, ram_data, ram_cen_b, chromaPixelData); //Need  
24 to add additonally mux at the tail end, so that chromakey value doesn't get sent back  
25 to display module  
26  
27     input clk;           // system clock  
28     input cen;          // clock enable for gating ZBT cycles  
29     input we;           // write enable (active HIGH)  
30     input [18:0] addr;   // memory address  
31     input [35:0] write_data; // data to write  
32     //input [18:0] chromaPixelAdress; //input for lookup table for chroma Pixel  
33     output [35:0] read_data; // data read from memory  
34     output ram_clk;      // physical line to ram clock  
35     output ram_we_b;    // physical line to ram we_b  
36     output [18:0] ram_address; // physical line to ram address  
37     inout [35:0] ram_data; // physical line to ram data  
38     output ram_cen_b;   // physical line to ram clock enable  
39     output [35:0] chromaPixelData;  
40  
41     // clock enable (should be synchronous and one cycle high at a time)  
42     wire ram_cen_b = ~cen;  
43  
44     // create delayed ram_we signal: note the delay is by two cycles!  
45     // ie we present the data to be written two cycles after we is raised  
46     // this means the bus is tri-stated two cycles after we is raised.  
47  
48     reg [1:0] we_delay;  
49  
50     always @(posedge clk)  
51         we_delay <= cen ? {we_delay[0],we} : we_delay;  
52  
53     // create two-stage pipeline for write data, required because there is a two cycle  
54     // delay after we is enabled  
55  
56     reg [35:0] write_data_old1;
```

```
55      reg [35:0] write_data_old2;
56      always @(posedge clk)
57          if (cen)
58              {write_data_old2, write_data_old1} <= {write_data_old1, write_data};
59
60      // wire to ZBT RAM signals
61
62      assign     ram_we_b = ~we;
63      assign     ram_clk = 1'b0; // gph 2011-Nov-10
64                                // set to zero as place holder
65
66      // assign     ram_clk = ~clk;    // RAM is not happy with our data hold
67                                // times if its clk edges equal FPGA's
68                                // so we clock it on the falling edges
69                                // and thus let data stabilize longer
70      assign     ram_address = addr;
71
72      assign     ram_data = we_delay[1] ? write_data_old2 : {36{1'bZ}};
73      assign     read_data = ram_data;
74
75 endmodule // zbt_6111
76
77
```

```
1 // Carlos Cuevas & Cody Winkleblack
2 // 6.111 Laser Cyclops
3 // ARCTAN TEST (after servoTest successful)
4
5 /*
6 This module takes a binary string and returns the decimal string
7 in sets of 4 bits per decimal character.
8 This will be forwarded to the hex-display to portray these values
9 in decimal form.
10 The format for this specific module using fractional decimals
11 with input format 2dec7.
12 */
13
14 module bin2decAngle(
15     input clock, neutral, // neutral sets angle to pi/2, regardless of "value"
16     input [8:0] value, // 2dec7; range-ish = [0, pi]
17     output [15:0] hex // 16 bits for up to 4 possible decimal values
18 );
19
20     reg [4:0] ones, d1, d2, d3, d4, d5, d6, d7;
21     assign hex = neutral ? {4'd1, 4'd5, 4'd7, 4'd1} : {ones[3:0], d1[3:0], d2[3:0], d3[3:0]};
22
23     reg [4:0] count = 0; // 5 bits counts in range = [0,31]
24     reg [8:0] last_value;
25     reg [5:0] carry;
26
27     always @(posedge clock) begin
28         if(count > 0) count <= count + 1;
29
30         case(count)
31             5'd0: begin
32                 if(last_value != value) begin
33                     count <= count + 1;
34                     last_value <= value;
35                     ones <= {2'b0, value[8:7]};
36                     d1 <= 0;
37                     d2 <= 0;
38                     d3 <= 0;
39                     d4 <= 0;
40                     d5 <= 0;
41                     d6 <= 0;
42                     d7 <= 0;
43                     carry <= 0;
44                 end
45             end
46
47             5'd1: begin
48                 d1 <= d1 + (last_value[6] ? 5 : 0);
49             end
50
51             5'd2: begin
52                 d1 <= d1 + (last_value[5] ? 2 : 0);
53                 d2 <= d2 + (last_value[5] ? 5 : 0);
54             end
55
56             5'd3: begin
```

```
57         d1 <= d1 + (last_value[4] ? 1 : 0);
58         d2 <= d2 + (last_value[4] ? 2 : 0);
59         d3 <= d3 + (last_value[4] ? 5 : 0);
60     end
61
62     5'd4: begin
63         d2 <= d2 + (last_value[3] ? 6 : 0);
64         d3 <= d3 + (last_value[3] ? 2 : 0);
65         d4 <= d4 + (last_value[3] ? 5 : 0);
66     end
67
68     5'd5: begin
69         if(d2 > 9) begin
70             carry[5] <= 1;
71             d2 <= d2 - 10; end
72         if(d3 > 9) begin
73             carry[4] <= 1;
74             d3 <= d3 - 10; end
75     end
76
77     5'd6: begin
78         d1 <= d1 + carry[5];
79         d2 <= d2 + carry[4] + (last_value[2] ? 3 : 0);
80         d3 <= d3 + carry[3] + (last_value[2] ? 1 : 0);
81         d4 <= d4 + carry[2] + (last_value[2] ? 2 : 0);
82         d5 <= d5 + carry[1] + (last_value[2] ? 5 : 0);
83         carry <= 0;
84     end
85
86     5'd7: begin
87         if(d2 > 9) begin
88             carry[5] <= 1;
89             d2 <= d2 - 10; end
90         if(d3 > 9) begin
91             carry[4] <= 1;
92             d3 <= d3 - 10; end
93         if(d4 > 9) begin
94             carry[3] <= 1;
95             d4 <= d4 - 10; end
96     end
97
98     5'd8: begin
99         d1 <= d1 + carry[5];
100        d2 <= d2 + carry[4] + (last_value[1] ? 1 : 0);
101        d3 <= d3 + carry[3] + (last_value[1] ? 5 : 0);
102        d4 <= d4 + carry[2] + (last_value[1] ? 6 : 0);
103        d5 <= d5 + carry[1] + (last_value[1] ? 2 : 0);
104        d6 <= d6 + carry[0] + (last_value[1] ? 5 : 0);
105        carry <= 0;
106    end
107
108    5'd9: begin
109        if(d2 > 9) begin
110            carry[5] <= 1;
111            d2 <= d2 - 10; end
112        if(d3 > 9) begin
113            carry[4] <= 1;
```

```
114           d3 <= d3 - 10; end
115       if(d4 > 9) begin
116           carry[3] <= 1;
117           d4 <= d4 - 10; end
118       if(d5 > 9) begin
119           carry[2] <= 1;
120           d5 <= d5 - 10; end
121   end
122
123   5'd10: begin
124       d1 <= d1 + carry[5];
125       d2 <= d2 + carry[4] + (last_value[0] ? 1 : 0);
126       d3 <= d3 + carry[3] + (last_value[0] ? 5 : 0);
127       d4 <= d4 + carry[2] + (last_value[0] ? 6 : 0);
128       d5 <= d5 + carry[1] + (last_value[0] ? 2 : 0);
129       d6 <= d6 + carry[0] + (last_value[0] ? 5 : 0);
130       d7 <= d7 + (last_value[0] ? 5 : 0);
131       carry <= 0;
132   end
133
134   5'd11: begin
135       if(d2 > 9) begin
136           carry[5] <= 1;
137           d2 <= d2 - 10; end
138       if(d3 > 9) begin
139           carry[4] <= 1;
140           d3 <= d3 - 10; end
141       if(d4 > 9) begin
142           carry[3] <= 1;
143           d4 <= d4 - 10; end
144       if(d5 > 9) begin
145           carry[2] <= 1;
146           d5 <= d5 - 10; end
147       if(d6 > 9) begin
148           carry[1] <= 1;
149           d6 <= d6 - 10; end
150   end
151
152   5'd12: begin
153       d1 <= d1 + carry[5];
154       d2 <= d2 + carry[4];
155       d3 <= d3 + carry[3];
156       d4 <= d4 + carry[2];
157       d5 <= d5 + carry[1];
158       carry <= 0;
159   end
160
161   5'd13: begin
162       if(d2 > 9) begin
163           carry[5] <= 1;
164           d2 <= d2 - 10; end
165       if(d3 > 9) begin
166           carry[4] <= 1;
167           d3 <= d3 - 10; end
168       if(d4 > 9) begin
169           carry[3] <= 1;
170           d4 <= d4 - 10; end
```

```
171          if(d5 > 9) begin
172              carry[2] <= 1;
173              d5 <= d5 - 10; end
174      end
175
176      5'd14: begin
177          d1 <= d1 + carry[5];
178          d2 <= d2 + carry[4];
179          d3 <= d3 + carry[3];
180          d4 <= d4 + carry[2];
181          carry <= 0;
182      end
183
184      5'd15: begin
185          if(d2 > 9) begin
186              carry[5] <= 1;
187              d2 <= d2 - 10; end
188          if(d3 > 9) begin
189              carry[4] <= 1;
190              d3 <= d3 - 10; end
191          if(d4 > 9) begin
192              carry[3] <= 1;
193              d4 <= d4 - 10; end
194      end
195
196      5'd16: begin
197          d1 <= d1 + carry[5];
198          d2 <= d2 + carry[4];
199          d3 <= d3 + carry[3];
200          carry <= 0;
201      end
202
203      5'd17: begin
204          if(d2 > 9) begin
205              carry[5] <= 1;
206              d2 <= d2 - 10; end
207          if(d3 > 9) begin
208              carry[4] <= 1;
209              d3 <= d3 - 10; end
210      end
211
212      5'd18: begin
213          d1 <= d1 + carry[5];
214          d2 <= d2 + carry[4];
215          carry <= 0;
216      end
217
218      5'd19: begin
219          if(d2 > 9) begin
220              carry[5] <= 1;
221              d2 <= d2 - 10; end
222      end
223
224      5'd20: begin
225          d1 <= d1 + carry[5];
226          carry <= 0;
227      end
```

```
228      default: count <= 0;
229      endcase // count
230
231
232      end // always @ (posedge clock)
233  endmodule // bin2dec
```

```
1 // Carlos Cuevas & Cody Winkleblack
2 // 6.111 Laser Cyclops
3 // ARCTAN TEST (after servoTest successful)
4
5 /*
6 This module takes a binary string and returns the decimal string
7 in sets of 4 bits per decimal character.
8 This will be forwarded to the hex-display to portray these values
9 in decimal form.
10 The format for this specific module is integers only.
11
12 Table that converts value (if bit asserted) into decimal format {n3,n2,n1,n0}:
13     value[10] = 1024
14     value[9] = 512
15     value[8] = 256
16     value[7] = 128
17     value[6] = 64
18     value[5] = 32
19     value[4] = 16
20     value[3] = 8
21     value[2] = 4
22     value[1] = 2
23     value[0] = 1
24 */
25
26 module bin2decInt(
27     input clock,
28     input [10:0] value, // 11dec0; range = [0,2047]
29     output [15:0] out // 16 bits for up to 4 possible decimal values
30 );
31
32     reg [6:0] n3, n2, n1, n0; // max possible number is 47 in n0 (need 7 bits)
33     assign out = {n3[3:0], n2[3:0], n1[3:0], n0[3:0]};
34
35     reg done = 1; // determines whether it accepts new values or not
36     reg [10:0] last_value;
37     reg [6:0] carry_n3, carry_n2, carry_n1;
38     reg cascade; // used for computing decimal bits from value
39     reg [4:0] count; // iterates down through bits in value [0,10]
40
41     always @(posedge clock) begin
42         if(done) begin // ready for new value to compute
43             last_value <= value; // update
44
45             if(last_value != value) begin // initialization
46                 done <= 0;
47                 carry_n3 <= 0;
48                 carry_n2 <= 0;
49                 carry_n1 <= 0;
50                 cascade <= 1;
51                 count <= 0;
52                 n3 <= 0;
53                 n2 <= 0;
54                 n1 <= 0;
55                 n0 <= 0;
56             end
57         end
58     end
```

```
58
59         else begin // calculation block (~DONE)
60             if(cascade) begin // initial calc phase in which all bits in value are
61                 translated to decimal form
62                 count <= count + 1; // increment count every time step
63
64             case(count)
65                 5'd0: begin
66                     if(last_value[10]) begin
67                         n3 <= n3 + 1;
68                         n2 <= n2 + 0;
69                         n1 <= n1 + 2;
70                         n0 <= n0 + 4;
71                     end
72                 end
73
74                 5'd1: begin
75                     if(last_value[9]) begin
76                         n3 <= n3 + 0;
77                         n2 <= n2 + 5;
78                         n1 <= n1 + 1;
79                         n0 <= n0 + 2;
80                     end
81                 end
82
83                 5'd2: begin
84                     if(last_value[8]) begin
85                         n3 <= n3 + 0;
86                         n2 <= n2 + 2;
87                         n1 <= n1 + 5;
88                         n0 <= n0 + 6;
89                     end
90                 end
91
92                 5'd3: begin
93                     if(last_value[7]) begin
94                         n3 <= n3 + 0;
95                         n2 <= n2 + 1;
96                         n1 <= n1 + 2;
97                         n0 <= n0 + 8;
98                     end
99                 end
100
101                 5'd4: begin
102                     if(last_value[6]) begin
103                         n3 <= n3 + 0;
104                         n2 <= n2 + 0;
105                         n1 <= n1 + 6;
106                         n0 <= n0 + 4;
107                     end
108                 end
109
110                 5'd5: begin
111                     if(last_value[5]) begin
112                         n3 <= n3 + 0;
113                         n2 <= n2 + 0;
114                         n1 <= n1 + 3;
```

```
114                     n0 <= n0 + 2;
115             end
116         end
117
118     5'd6: begin
119         if(last_value[4]) begin
120             n3 <= n3 + 0;
121             n2 <= n2 + 0;
122             n1 <= n1 + 1;
123             n0 <= n0 + 6;
124         end
125     end
126
127     5'd7: begin
128         if(last_value[3]) begin
129             n3 <= n3 + 0;
130             n2 <= n2 + 0;
131             n1 <= n1 + 0;
132             n0 <= n0 + 8;
133         end
134     end
135
136     5'd8: begin
137         if(last_value[2]) begin
138             n3 <= n3 + 0;
139             n2 <= n2 + 0;
140             n1 <= n1 + 0;
141             n0 <= n0 + 4;
142         end
143     end
144
145     5'd9: begin
146         if(last_value[1]) begin
147             n3 <= n3 + 0;
148             n2 <= n2 + 0;
149             n1 <= n1 + 0;
150             n0 <= n0 + 2;
151         end
152     end
153
154     5'd10: begin
155         if(last_value[0]) begin
156             n3 <= n3 + 0;
157             n2 <= n2 + 0;
158             n1 <= n1 + 0;
159             n0 <= n0 + 1;
160         end
161         cascade <= 0; // done with initial computing
162     end
163
164     default: ;
165     endcase // count
166 end // cascade
167
168 else begin // final part of computing (the carry) ~cascade
169     if(n0 > 9) begin
170         carry_n1 <= carry_n1 + 1;
```

```
171          n0 <= n0 - 10; end
172      else if(carry_n1 > 0) begin
173          n1 <= n1 + carry_n1;
174          carry_n1 <= 0; end
175      else if(n1 > 9) begin
176          carry_n2 <= carry_n2 + 1;
177          n1 <= n1 - 10; end
178      else if(carry_n2 > 0) begin
179          n2 <= n2 + carry_n2;
180          carry_n2 <= 0; end
181      else if(n2 > 9) begin
182          carry_n3 <= carry_n3 + 1;
183          n2 <= n2 - 10; end
184      else if(carry_n3 > 0) begin
185          n3 <= n3 + carry_n3;
186          carry_n3 <= 0; end
187      else done <= 1; // end of computation
188  end // ~cascade
189 end // ~DONE
190
191 end // always @ (posedge clock)
192 endmodule // bin2dec
```

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 16:39:31 12/06/2018
7 // Design Name:
8 // Module Name: chromaPixel
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21 module chromaPixel(
22     input button_enter,
23     input [10:0] hcount,
24     input [9:0] vcount,
25     input [10:0] x_cursor,
26     input [9:0] y_cursor,
27     input clk,
28     input reset,
29     input [17:0] vram_pixel,
30     output [17:0] chromaPixel
31 );
32
33 reg [10:0] x_select; //crosshair value as selected by the user
34 reg [9:0] y_select;
35 reg [17:0] chromaPixelReg;
36
37
38 always @(posedge clk) begin
39     if (button_enter)
40         {x_select,y_select} <= {x_cursor,y_cursor};
41     if (hcount == x_select && vcount == y_select)
42         chromaPixelReg <= vram_pixel;
43 end
44 assign chromaPixel = chromaPixelReg;
45
46 endmodule
47
```

```
1
2
3 `timescale 1ns / 1ps
4 ///////////////////////////////////////////////////////////////////
5 // Company:
6 // Engineer:
7 //
8 // Create Date: 21:16:59 12/05/2018
9 // Design Name:
10 // Module Name: crosshair
11 // Project Name:
12 // Target Devices:
13 // Tool versions:
14 // Description: Takes input from up, down, left, and right buttons and edits the
15 // crosshair location
16 //
17 // Dependencies:
18 //
19 // Revision:
20 // Revision 0.01 - File Created
21 // Additional Comments:
22 //
23 module crosshair(
24     input reset, clk,
25     input up,
26     input down,
27     input left,
28     input right,
29     output [10:0] cursor_x,
30     output [9:0] cursor_y
31 );
32
33 reg [10:0] regCursor_x; //initial cursor position is at the center
34 reg [9:0] regCursor_y;
35 reg [19:0] count; // for timer; 20 bits holds up to 1,048,576 values
36 parameter TIMER = 450_000; // sets a limit at how fast a cursor moves
37 parameter X_MAX = 11'd1023;
38 parameter X_MIN = 11'd0;
39 parameter Y_MAX = 10'd768;
40 parameter Y_MIN = 10'd0;
41 parameter X_DEFAULT = 11'd512;
42 parameter Y_DEFAULT = 10'd384;
43
44 always@(posedge clk) begin
45     if(reset) begin
46         regCursor_x <= X_DEFAULT;
47         regCursor_y <= Y_DEFAULT;
48         count <= 0;
49     end
50
51     else if(count >= TIMER) begin
52         count <= 0;
53         if ((regCursor_x < X_MAX) && right)
54             regCursor_x <= regCursor_x + 1;
55         else if ((regCursor_x > X_MIN) && left)
56             regCursor_x <= regCursor_x - 1;
```

```
57      if ((regCursor_y < Y_MAX) && down)
58          regCursor_y <= regCursor_y + 1;
59      else if ((regCursor_y > Y_MIN) && up)
60          regCursor_y <= regCursor_y - 1;
61      end
62
63      else count <= count + 1;
64  end
65
66  assign cursor_x = regCursor_x;
67  assign cursor_y = regCursor_y;
68
69
70 endmodule
71
```

```
1 // Carlos Cuevas & Cody Winkleblack
2 // 6.111 Laser Cyclops
3
4 // this module is responsible for the laser's on/off state
5 module laser(
6     input clock, ledFound,
7     input [8:0] thetaH, thetaV, // in radians; 2dec7
8     output reg laserOn
9 );
10
11 parameter ERROR = 9'b00_0001_000; // default angle ERROR = 0.0625 radians
12 reg [8:0] thetaH_minus1, thetaV_minus1;
13
14 always @(posedge clock) begin
15     if(ledFound && // if ledFound=1 AND |theta[n-1] - theta[n]| <= ERROR (for both
16         planes)
17         (thetaH - thetaH_minus1) <= ERROR &&
18         (thetaV - thetaV_minus1) <= ERROR) begin
19         laserOn <= 1;
20     end
21     else laserOn <= 0;
22
23     thetaH_minus1 <= thetaH;
24     thetaV_minus1 <= thetaV;
25
26 end // always @(posedge clock)
27 endmodule // laser
```

```
1 // Carlos Cuevas & Cody Winkleblack
2 // 6.111 Laser Cyclops
3
4 /*
5 This module takes a pixel value per (x,y) coordinate and determines if that RGB value
6 is
7 a part of the target.
8 There are two modes to this module: infrared, chromaKey
9 1. infrared
10    Assumes all pixels that are NOT from the target to be black.
11    Returns center of all non-black pixels.
12 2. chromaKey
13    Given chromaKey as a hue, all incoming RGB values are first
14    translated to its respective hue and then compared to the
15    key (targetHue).
16    Returns the center of all pixels that match the chromaKey
17    (targetHue).
18 */
19
20 module ledFinder(
21   input clock, reset,
22   input [8:0] pixel_translated, // hue values
23   input [10:0] hcount,
24   input [9:0] vcount,
25   input [8:0] targetHue,
26   input mode, // 1 = infrared; 0 = chromaKey
27   output [10:0] x, y,
28   output reg ledFound
29 );
30
31   wire [10:0] vcount_exp = {1'b0, vcount};
32
33   reg [10:0] min_x, max_x, min_y, max_y;
34   reg [8:0] last_pixel;
35
36   assign x = (min_x + max_x) >> 1;
37   assign y = (min_y + max_y) >> 1;
38
39   always @ (posedge clock) begin
40     last_pixel <= pixel_translated; // serves as an auto_reset signal
41
42     if(reset || (last_pixel != pixel_translated)) begin // reset || auto_reset
43       min_x <= 11'b1111_1111_111;
44       min_y <= 10'b1111_1111_11;
45       max_x <= 11'b0;
46       max_y <= 10'b0;
47       ledFound <= 0;
48     end // if(reset)
49
50     else begin
51       if (mode) begin // mode = 1 (infrared targetting)
52         if(pixel_translated != 0) begin // if pixel hue is NOT black
53           ledFound <= 1;
54           if(hcount < min_x) min_x <= hcount;
55           if(hcount > max_x) max_x <= hcount;
56           if(vcount_exp < min_y) min_y <= vcount_exp;
57           if(vcount_exp > max_y) max_y <= vcount_exp;
```

```
57           end
58       end
59
60   else begin // mode = 0 (chromaKey targetting)
61     if (pixel_translated == targetHue) begin
62       ledFound <= 1;
63       if(hcount < min_x) min_x <= hcount;
64       if(hcount > max_x) max_x <= hcount;
65       if(vcount_exp < min_y) min_y <= vcount_exp;
66       if(vcount_exp > max_y) max_y <= vcount_exp;
67     end
68   end
69 end // else
70
71 end // always @(posedge clock)
72 endmodule // ledFinder
```

```
1 // Carlos Cuevas & Cody Winkleblack
2 // 6.111 Laser Cyclops
3 // ARCTAN TEST (after servoTest successful)
4
5 /*
6 This module takes two values and its reciprocals and
7 outputs the numerator and denominator for arctan.
8
9 There's a module for reciprocal given by Xilinx.
10
11 theta = arctan(b/a)
12 if(a>b):
13     num = b/a
14     den = 1
15 else:
16     num = 1
17     den = a/b
18 */
19
20 module numden(
21     input clock,
22     input [10:0] a, b, // 11dec0
23     input [10:0] a_inv, b_inv, // 0dec11
24     output [10:0] num, den // 2dec9
25 );
26
27     wire [21:0] a_exp = {a, 11'b0}; // 11dec11
28     wire [21:0] a_inv_exp = {11'b0, a_inv};
29     wire [21:0] b_exp = {b, 11'b0};
30     wire [21:0] b_inv_exp = {11'b0, b_inv};
31
32     reg [43:0] num_exp, den_exp; // 22dec22
33
34     assign num = num_exp[23:13]; // integer bits = 23:22; fractional bits = 22:13
35     assign den = den_exp[23:13];
36
37     always @(posedge clock) begin
38         if(a > b) begin
39             num_exp <= a_inv_exp * b_exp;
40             den_exp <= {22'b1, 22'b0};
41         end
42
43         else begin
44             num_exp <= {22'b1, 22'b0};
45             den_exp <= a_exp * b_inv_exp;
46         end
47
48     end // always @(posedge clock)
49 endmodule
```

```
1 `timescale 1ns / 1ps
2
3 module picture_blob
4     #(parameter HALFWIDTH = 128,
5          HALFHEIGHT = 120,
6          WIDTH = 256,    // default picture width
7          HEIGHT = 240) // default picture height
8     (input pixel_clk,
9      input [10:0] x,hcount,
10     input [9:0] y,vcount,
11     output reg [17:0] pixel);
12
13    wire [15:0] image_addr; // num of bits for 256*240 ROM
14    wire [7:0] image_bits, red_mapped, green_mapped, blue_mapped;
15
16    // calculate rom address and read the location
17    assign image_addr = (hcount-x) + (vcount-y) * WIDTH;
18    lab3rom DStar(.clka(pixel_clk), .addra(image_addr), .douta(image_bits)); //this
is the line we modify for changing the picture
19
20    // use color map to create 8 bits R, 8 bits G, 8 bits B
21    // since the image is greyscale, just replicate the red pixels
22    // and not bother with the other two color maps.
23    // use color map to create 8bits R, 8bits G, 8 bits B;
24    lab3colormap redmap(.clka(pixel_clk), .addra(image_bits), .douta(red_mapped));
25    //green_coe gcm (.clka(pixel_clk), .addra(image_bits), .douta(green_mapped));
26    //blue_coe bcm (.clka(pixel_clk), .addra(image_bits), .douta(blue_mapped));
27
28    // note the one clock cycle delay in pixel!
29    always @ (posedge pixel_clk) begin
30        if (((hcount+HALFWIDTH) >= x && hcount < (x+HALFWIDTH)) && //change in this line
will align picture center and LED center, rather than having picture top, left start
at x,y
            ((vcount+HALFHEIGHT) >= y && vcount < (y+HALFHEIGHT)))
            pixel <= {red_mapped[7:2], red_mapped[7:2], red_mapped[7:2]}; // greyscale
33            //pixel <= {red_mapped, 16h'0}; // only red hues
34            else pixel <= 0;
35        end
36    endmodule
37
38
```

```
1 // Carlos Cuevas & Cody Winkleblack
2 // 6.111 Laser Cyclops
3
4 /*
5 This module takes a [18'] RGB value and returns its respective [9'] hue.
6 This module assumes that the 6 MSB per color are inputted.
7
8 Formula:
9 R' = R/255
10 G' = G/255
11 B' = B/255
12 Cmax = max(R', G', B')
13 Cmin = min(R', G', B')
14 delta = Cmax - Cmin
15
16 H = {0,                               delta = 0
17     60 * ((G'-B')/delta)mod6),      Cmax = R'
18     60 * ((B'-R')/delta) + 2),     Cmax = G'
19     60 * ((R'-G')/delta) + 4),     Cmax = B'
20 }
21 range = [0,360]
22
23 S = {0,                               delta = 0
24     delta / (1 - abs(2L-1)),    delta != 0
25 }
26
27 L = (Cmax + Cmin) / 2
28 */
29
30 module rgb2hue(
31     input clock,
32     input [17:0] rgb,
33     output reg [8:0] hue // 9 bits needed for hue range = [0,360]
34 );
35
36 parameter INV_255 = 16'b0000_0001_0000_0001; // format 0dec16; 1/255 =
0.00392156862745
37     wire [7:0] r = {rgb[17:12], 2'b0};
38     wire [7:0] g = {rgb[11:6], 2'b0};
39     wire [7:0] b = {rgb[5:0], 2'b0};
40     reg [47:0] r_prime, g_prime, b_prime; // 16dec32
41     wire [16:0] r_prime2 = r_prime[32:16]; // 1dec16
42     wire [16:0] g_prime2 = g_prime[32:16];
43     wire [16:0] b_prime2 = b_prime[32:16];
44     reg [16:0] c_max, c_min; // 1dec16
45     reg [16:0] delta; // 1dec16
46
47     wire [16:0] delta_inv; // 16dec1
48     inverse deltaInv (.clk(clock), .dividend(2'b1), .divisor(delta), .fractional(
delta_inv));
49
50     reg [63:0] valueR, valueG, valueB; // 32dec32
51     wire [8:0] remainder; // 9dec0
52     modulo mod6 (.clock(clock), .value(valueR[40:32]), .modulus(3'd6), .remainder(
remainder));
53
54     always @ (posedge clock) begin
```

```
55      r_prime <= {r, 16'b0} * {8'b0, INV_255}; // 2(8dec16) = 16dec32
56      g_prime <= {g, 16'b0} * {8'b0, INV_255};
57      b_prime <= {b, 16'b0} * {8'b0, INV_255};
58
59      c_max <= (r_prime2 > g_prime2) ? ((r_prime2 > b_prime2) ? r_prime2 : b_prime2) :
60          ((g_prime2 > b_prime2) ? g_prime2 : b_prime2);
61      c_min <= (r_prime2 < g_prime2) ? ((r_prime2 < b_prime2) ? r_prime2 : b_prime2) :
62          ((g_prime2 < b_prime2) ? g_prime2 : b_prime2);
63      delta <= c_max - c_min;
64
65      valueR <= {15'b0, (g_prime2 - b_prime2)} * {delta_inv, 15'b0}; // 2(16dec16) =
66      32dec32
67      valueG <= {15'b0, (b_prime2 - r_prime2)} * {delta_inv, 15'b0};
68      valueB <= {15'b0, (r_prime2 - g_prime2)} * {delta_inv, 15'b0};
69
70      //remainder <= valueR[40:32] % 6;
71
72      if(delta == 0) hue <= 0;
73
74      else if(c_max == r_prime2) begin
75          // hue <= 60 * ((G'-B')/delta)mod6;
76          hue <= 60 * remainder;
77      end
78
79      else if(c_max == g_prime2) begin
80          // hue <= 60 * ((B'-R')/delta) + 2;
81          hue <= 60 * (valueG[40:32] + 2);
82      end
83
84      else if(c_max == b_prime2) begin
85          // hue <= 60 * ((R'-G')/delta) + 4;
86          hue <= 60 * (valueB[40:32] + 4);
87      end
88
89      else $display("hue Error");
90  end // always @ (posedge clock)
91 endmodule
```

```
1 // Carlos Cuevas & Cody Winkleblack
2 // 6.111 Laser Cyclops
3 // ARCTAN TEST (after servoTest successful)
4
5 // this module sends a pulse to the servos every 20ms (param)
6 module servoClock(
7     input clock, // given 27MHz clock
8     output reg pulse_20ms
9 );
10
11 parameter TARGET = 540_000; // 27,000,000 * (20/1000) = 540,000
12 reg [19:0] counter = 20'b0; // 20 bits holds up to 1,048,576 values
13
14 always @(posedge clock) begin
15     if(counter >= TARGET) begin // if TARGET is hit, pulse
16         counter <= 0;
17         pulse_20ms <= 1;
18     end // if(counter >= TARGET)
19
20     else begin
21         counter <= counter + 1;
22         pulse_20ms <= 0;
23     end
24
25 end // posedge clock
26 endmodule
```

```
1 `timescale 1ns / 1ps
2
3 module siren(
4     input clock, sirenOn, complexMelody, // clock MUST BE 27MHz from Labkit
5     output reg sound
6 );
7
8     reg last_sirenOn; // for remembering when the melody has started
9     reg [5:0] note; // the note in the melody; 5 measures * 8 eighth-notes = 40 notes
10    (need 6 bits)
11    reg [5:0] oldNote; // to know when to ping pitchStart;
12    reg eighthStart; // input to eighthNote
13    wire eighthPing; // output to eighthNote
14    reg pitchStart; // input to pitchMaker; resets pitchMaker to given pitch
15    reg [4:0] pitch; // input to pitchMaker: frequency to emit sound (pitch); 5 bits
16    for max 32 pitches
17        wire pitchOut; // output to pitchMaker, will be connected to sound if sirenOn
18        wire [5:0] last_note = complexMelody ? 6'd14 : 6'd1;
19
20        eighthNote eight(.clock(clock), .start(eighthStart), .pulse(eighthPing)); // shortened duration of eighthnote for final project
21        pitchMaker soundFreq(.clock(clock), .start(pitchStart), .pitch(pitch), .sound(pitchOut));
22
23        always @(posedge clock) begin
24            if(!sirenOn) begin // if siren should be off
25                sound <= 0;
26                last_sirenOn <= 0;
27            end
28
29            else begin // if siren should be playing (gets more complicated due to changing
30                pitches)
31                sound <= pitchOut;
32
33                if(!last_sirenOn) begin // reset variables to default
34                    last_sirenOn <= 1;
35                    note <= 0;
36                    oldNote <= 6'd1;
37                    eighthStart <= 1;
38                end
39
40                else begin // choose pitch based on what note you are in melody
41                    if(!complexMelody) begin // MELODY = Middle C pulses
42                        case(note)
43                            6'd0: pitch <= 5'd0;
44                            6'd1: pitch <= 5'd31;
45                            default: ;
46                        endcase
47                    end
48
49                    else begin // MELODY = PEW PEW
50                        case(note)
51                            6'd0: pitch <= 5'd1; // start at A5, progress downward in pitch
52                            6'd1: pitch <= 5'd2;
53                            6'd2: pitch <= 5'd3;
54                            6'd3: pitch <= 5'd4;
55                            6'd4: pitch <= 5'd5;
```

```
53          6'd5: pitch <= 5'd6;
54          6'd6: pitch <= 5'd7;
55          6'd7: pitch <= 5'd8; // A4
56          6'd8: pitch <= 5'd9;
57          6'd9: pitch <= 5'd10;
58          6'd10: pitch <= 5'd11;
59          6'd11: pitch <= 5'd12;
60          6'd12: pitch <= 5'd13;
61          6'd13: pitch <= 5'd14;
62          6'd14: pitch <= 5'd15; // A3
63          default: pitch <= 5'd31; // silent until last_note hit
64      endcase
65  end // Melody = Viva la Vida
66
67  if(!(note == oldNote)) begin
68      pitchStart <= 1;
69  end
70
71      oldNote <= note;
72
73  if(pitchStart) begin // end pitchStart pulse after 1 tick
74      pitchStart <= 0;
75  end
76
77  if(eighthStart) begin // end eighthStart pulse after 1 tick
78      eighthStart <= 0;
79  end
80
81  if(eighthPing) begin // increment note at end of eighth-note; restart
melody if last_note hit
82      note <= (note >= last_note) ? 0 : (note + 1);
83  end
84
85  end // choosing what pitch (!reset)
86
87  end // if siren should be playing
88 end // always @(posedge clock)
89 endmodule // siren
90
91
92 module eighthNote(
93     input clock, start, // clock MUST BE clock_27mhz
94     output reg pulse
95 );
96
97     reg [22:0] counter;
98     parameter TARGET = 23'd421_875; // duration for Star Wars laser firing = 64 notes/s
99
100    always @(posedge clock) begin
101        if(start) begin // reset mode, if START=1
102            counter <= 0;
103            pulse <= 0;
104        end
105
106        else if(counter == TARGET) begin // pulse and reset counter
107            pulse <= 1;
108            counter <= 0;
```

```
109      end
110
111      else begin // increment otherwise and remove pulse
112          counter <= counter + 1;
113          pulse <= 0;
114      end
115
116  end // always @(posedge clock_27mhz)
117
118 endmodule // eighthNote
119
120
121 module pitchMaker(
122     input clock, start, // clock = 27MHz
123     input [4:0] pitch, // 5 bits --> up to 32 different pitches
124     output reg sound
125 );
126
127 /*
128 Table of Pitches
129 0 - Middle C = C4 - 261.63 Hz (from the 4th octave)
130
131 Key Signature: A major (tonic from 4th octave = A4)
132 1 - A5      - 880 Hz
133 2 - G#5    - 830.61 Hz
134 3 - F#5    - 739.99 Hz
135 4 - E5      - 659.25 Hz
136 5 - D5      - 587.33 Hz
137 6 - C#5    - 554.37 Hz
138 7 - B4      - 493.88 Hz
139 8 - A4      - 440 Hz
140 9 - G#4    - 415.30 Hz
141 10 - F#4   - 369.99 Hz
142 11 - E4      - 329.63 Hz
143 12 - D4      - 293.66 Hz
144 13 - C#4   - 277.18 Hz
145 14 - B3      - 246.94 Hz
146 15 - A3      - 220 Hz
147
148 16-31 SILENT      - 0 Hz
149 */
150
151 reg [24:0] counter; // 25 bits holds 33,554,432 values
152 reg [24:0] target; // this is the value the "counter" needs to hit to send sound=1
153
154 always @(posedge clock) begin
155     if(start) begin
156         counter <= 0;
157         sound <= 0;
158         case(pitch)
159             5'd0: target <= 25'd103_199; // 27M / 261.63
160             5'd1: target <= 25'd30_682; // 27M / 880
161             5'd2: target <= 25'd32_506; // 27M / 830.61
162             5'd3: target <= 25'd36_487; // 27M / 739.99
163             5'd4: target <= 25'd40_956; // 27M / 659.25
164             5'd5: target <= 25'd45_971; // 27M / 587.33
165             5'd6: target <= 25'd48_704; // 27M / 554.37
```

```
166      5'd7: target <= 25'd54_669; // 27M / 493.88
167      5'd8: target <= 25'd61_363; // 27M / 440
168      5'd9: target <= 25'd65_013; // 27M / 415.30
169      5'd10: target <= 25'd72_975; // 27M / 369.99
170      5'd11: target <= 25'd81_910; // 27M / 329.63
171      5'd12: target <= 25'd91_943; // 27M / 293.66
172      5'd13: target <= 25'd97_410; // 27M / 277.18
173      5'd14: target <= 25'd109_338; // 27M / 246.94
174      5'd15: target <= 25'd122_727; // 27M / 220
175      default: target <= 0; // SILENT (pitch > 15)
176      endcase // pitch
177  end
178
179  else if(target == 25'b0) begin
180    sound <= 0;
181  end
182
183  else if(counter == (target >> 2)) begin // begin pulse SOUND
184    sound <= 1;
185  end
186
187  else if(counter == target) begin // end pulse SOUND
188    sound <= 0;
189    counter <= 0; // restart (as long as desired)
190  end
191
192
193  if(counter < target) begin // increment counter if NOT at or past target
194    counter <= counter + 1;
195  end
196
197 end // always @ (posedge clock)
198 endmodule // pitchMaker
```

```
1 // Carlos Cuevas & Cody Winkleblack
2 // 6.111 Laser Cyclops
3 // ARCTAN TEST (after servoTest successful)
4
5 /*
6 */
7 Pulse notes:
8 - lower bound = 0 radians = 0.5ms pulse = 13,500 count_steps
9 - neutral = pi/2 radians = 1.50ms pulse = 40,500 count_steps
10 - higher bound = pi radians = 2.5ms pulse = 67,500 count_steps
11
12 Conversion:
13 [pulse] = [rad]*2/pi + 0.5
14 [pulse_target] = 27_000_000 * [pulse]/1000 = 27_000 * [pulse]
15
16 1/pi = 0.318309886184 = 9'b00.0101_000 (2dec7)
17 27,000 = 15'b110_1001_0111_1000 (15dec0)
18
19 WARNING: watch use of decimals (keep decimal location consistent)
20 */
21
22 module servo(
23     input clock, ledFound, pulse_20ms, // clock must be 27MHz
24     input [8:0] theta, // in radians and format 2dec7; 9 bits holds up to 512 values
25     // need [0,pi] set-space
26     output reg pulse_servo
27 );
28
29     parameter TWO_OVER_PI = 9'b00_1010_001; // format 2dec7; value equal to 2/pi =
30     0.636619772368 = 0.1010001011110011
31     reg [19:0] counter; // 20 bits can hold 1,048,576 values
32     reg [19:0] pulse_target; // value that counter will count up to for a specified
33     angle
34
35     reg [17:0] pulse1; // format 4dec14; theta * 2/pi
36     wire [8:0] pulse2 = pulse1[15:7]; // format 2dec7; cut to 9 bits
37     reg [8:0] pulse3; // format 2dec7; adds 0.5
38     reg [43:0] pulse4; // format 30dec14 (44 bits); 27,000 * pulse3
39     wire [19:0] pulse5 = pulse4[33:14]; // format 20dec0; the target for count via
40     calculations
41
42     always @(posedge clock) begin
43         pulse1 <= theta * TWO_OVER_PI;
44         pulse3 <= (pulse2[6] == 1) ? ((pulse2[7] == 1) ? {3'b100, pulse2[5:0]} : {3'b010
45         , pulse2[5:0]}) :
46             {pulse2[8:7], 1'b1, pulse2[5:0]}; // format 2dec7; adding 0.5, or a 1 to the MSB in pulse2[6:0]
47         pulse4 <= 22'b110_1001_0111_1000__0000_000 * {13'b0, pulse3}; // 30dec14 =
48         15dec7 * 15dec7 = 27,000 * pulse3_expanded
49
50         if(pulse_20ms) begin // determine the pulse needed for "theta"
51             pulse_servo <= 1;
52             counter <= 0;
53
54             if(ledFound) begin
55                 // format 20dec0; calculation finally translates to a target for counter
56                 // verifies that pulse_target WILL NOT go beyond bounds, which would
```

```
break servo
51          pulse_target <= (pulse5 < 20'd16_500) ? 20'd16_500 :
52                      ( (pulse5 > 20'd67_500) ? 20'd67_500 : pulse5 );
53      end // if(ledFound)
54
55      else begin // implement if you want to return to NEUTRAL STATE if !ledFound;
56 else, will use last pulse
56      pulse_target <= 20'd40_500; // 27,000,000 * 1.5/1000 = 27,000 * 1.5 =
40,500
57      end // if(!ledFound)
58  end // if(pulse_20ms)
59
60  else begin
61      if(counter >= pulse_target) pulse_servo <= 0;
62      if((counter + 1) > 0) counter <= counter + 1;
63  end // else
64 end // always @ (posedge clock)
65
66
67 endmodule // servo
```