

FPGA Beethoven Henry Love & Mark Yang


Block Diagram



.coe File




Note Recognition




Pixel integration and thresholding





Erode and dilate


Note detection with Erosion and Dilation



Note Detection




actualNotes =




>>







Sound LUT and AC97



Schedule

Essential for proof of concept

If time permits

	10/31	11/7	11/14	11/21	11/28
Bring online all provided modules					
Matlab proof of concept functional					
Implement memory structure in Verilog					
Implement erosion & dilation in Verilog					
Implement staff finder in Verilog					
Implement note mapper in Verilog					
Implement control FSM in Verilog					
Bring first version online					
Final Debugging					
Allow for different key signatures and cleff					
Implement camera vision					
Implement better note detection algorithm and account for different time signatures					