

What

# DSPDude

Why

Re-programmable audio Digital Signal Processor

How

Valentina Chamorro & Yanni Coroneos

Demo

Timeline

What


- daisy-chainable
- interchangeable filters via sdcard
- high-quality 24bit, 192KHz, dual-channel output
- isolated communications over fiber-optic

Why

How

Demo

Timeline



What

Why

How

Demo

Timeline

## Why Not Analog Filters?

- analog filters are not reconfigurable
  - All passives must be recalculated
- analog filters are big and expensive
  - Different circuit for every filter
- we can reasonably get higher order filters with an fpga
  - Just need faster clock and more FIR coefficients OR more slices

# 4th Order Analog Filter

- Good luck


What

Why

How

Demo

Timeline




What

Why

How

Demo

Timeline




What

Why

How




Demo

Timeline



## Input Stage

- SPDIF/TOSLink
- AK4117 decodes SPDIF to i2s



Filter Desi

What

Why


How

Demo


Timeline

## Serial & FSM's

- AK4117 and AK4396 have control registers
- Programmed with 16bit SPI



C1-C0: Chip Address (C1=CAD1, C0=CAD0)  
R/W: READ/WRITE (Fixed to "1", Write only)  
A4-A0: Register Address  
D7-D0: Control Data



## i2s & FIR

- Output new 24bit sample every LRCLK cycle
  - $100\text{MHz}/192\text{KHz} \Rightarrow 520 \text{ MAC's}$
- i2s tx/rx converts signed pcm  $\Leftrightarrow$  i2s



What

Why

How

Demo

Timeline





# Coefficient Generation

- **MATLAB program generates coefficients**
  - **filtertool**
- **Stored on Sdcard**
  - **uses spi**
- **Read and output to FIR**


What

Why

How

Demo

Timeline



# VGA Visualization

- Settings controller for AK4396 sends volume data
- Visualize volume on VGA


What

Why

How

Demo

Timeline



## Output Stage

- Outputs at sampling frequency
- 192KHz target frequency


What

Why

How

Demo

Timeline



# Generating Coefficients

What

- How to generate FIR coefficients in MATLAB

Why

How

Demo

Timeline

# Timeline

What

Why

How

Demo

Timeline

	10/25/2015	11/1/2015	11/8/2015	11/15/2015	11/22/2015	11/29/2015	12/6/2015
clock gen module	Done						
serial controller module	Done						
i2s transmitter module	Done						
settings controller module	Done						
codec outputs sound		Done					
generate fir coefficients		Done					
r/w coefficients to sdcard		Done	Done				
i2s receiver module		Done	Done				
fir module			Done	Done			
interface amplifier and speakers with fpga				Done	Done		
volume control						Done	
vga controller module						Done	
check off							Done

Questions?