Voice-Controlled Chess Game on FPGA Using Dynamic Time Warping

Varun Chirravuri, Michael Kuo

Project Abstract

Most modern digital chess games employ a mouse and keyboard based user interface. We change this paradigm by designing an FPGA based, voice-controlled, chess game. We will train the game to recognize specified voice commands from the players. We will use dynamic time warping to compare real-time speech samples to the trained command templates to determine what move a player wishes to make. The game will be displayed on a VGA display with all the functionality of a standard chess game.

Table of Contents	
VOICE-CONTROLLED CHESS GAME ON FPGA USING DYNAMIC TIME WARPING	i
Project Abstract	i
Table of Figures	
Overview	1
Audio Recognition Hardware	1
Chess Hardware	2
Keyboard Input	2
Chess Engine	2
Graphics Engine	3
Description	3
Input	3
Audio Recognition Hardware	3
DTW System Controller	4
Dynamic Time Warping Engines	7
Valid Checker	
Finite Impulse Response Filter	11
Shift Connector	11
Chess Hardware	12
Keyboard Input	12
Keyboard Entry	12
Keyboard Encoder	13
Chess Engine	13
Chess Engine	14
Move Checker	15
Graphics Engine	16
Chessboard Drawer	16
Chess Pieces Drawer	17
Text Drawer	18
Chess Graphics	18
Testing and Debugging	18
Audio Recognition Hardware	

DTW Engine	19
DTW System Controller	20
System Integration	20
Proof of Concept Testing	20
Chess Hardware	21
Conclusion	22
Appendices	23
Appendix A : Single DTW Test Data "Funk" v "Bridge" and "Cat" v "Dog"	23
Appendix B: Letter Hit Frequency Data	25
Appendix C: Shift Connector Verilog	28
Appendix D: FIR 31 Verilog	30
Appendix E: DTW Engine Verilog	33
Appendix F: DTW System Controller + Valid Checker Verilog	38
Appendix G: Modified Lab 4 W/ Instantiated Modules + Debouncer Verilog	46
Appendix H: Labkit File for Chess System	62
Appendix I: Keyboard Entry	74
Appendix J: Keyboard Encoder	76
Appendix K: Chess Engine	81
Appendix L: Move Checker	88
Appendix L: Chessboard Drawer	97
Appendix M: Chess Pieces Drawer	98
Appendix N: Text Drawer	102
Appendix O: Chess Graphics	108
Appendix P: MATLAB IPG to COE	111

Table of Figures

Figure 1. High Level Block Diagram Of Entire System	1
Figure 2. Top level block diagram of chess system	2
Figure 3. Move command encoding	3
Figure 4. Block Diagram Of Audio Recognition Hardware	4
Figure 5. Outer FSM of the DTW System Controller	5
Figure 6. Inner FSM of the DTW System Controller.	7
Figure 7. Diagram of the DTW Engine	8
Figure 8. Dynamic Time Warping Engine FSM	10
Figure 9. Block diagram of keyboard input component	12
Figure 10. Block diagram of chess engine component	13
Figure 11. State diagram of chess engine FSM	14
Figure 12. Graphics produced by the graphics engine	16
Figure 13. Text types. Labels are red. Column and row indicators are green	17
Figure 14. "Dog" and "Cat" when trained on "Dog"	21
Figure 15. "Bridge" and "Funk" when trained on "Funk"	21

Overview

The complete system takes in voice commands and keyboard inputs to control a chess game displayed on an XVGA display. The system is divided into two components: audio recognition hardware and chess hardware.




Figure 1. High Level Block Diagram Of Entire System

Audio Recognition Hardware (Varun)

The audio recognition hardware is in charge of handling all of the audio processing and calculations associated with the voice-recognition portion of the chess game. Employing a series of finite state machines and the dynamic time warping algorithm to compare audio samples, the system correctly determines which move the user wishes to make in the chess game, and sends that information to the chess engine to execute.

Incoming audio streams are down-sampled and filtered to reduce the aliasing effects caused by the down-sampling. The filtered audio stream is then sent to a valid-checking module that determines whether a valid word has indeed been spoken or if the incoming audio is simply background noise. When the checking module detects a valid word, the system begins actively recording the audio stream. A one-half second audio clip is stored into memory, and then streamed down to the dynamic time warping engines.

There are a total of eight dynamic time warping (DTW) engines. Once trained, each engine contains audio-templates corresponding to one of the eight letters (A-H), and one of the eight numbers (1-8) that specify all possible positions on the board. Depending on where in the command sequence the user is when the valid sample is detected, the incoming audio streamed is compared to either all eight numbers or all eight numbers, once comparison per engine.

The DTW engines use the dynamic time warping algorithm to compare the samples. The algorithm uses dynamic programming to correct for temporal differences between stored samples and the valid sample, and returns a value corresponding to the error between the samples. The template belonging to the engine that returns the lowest error for a given audio input is determined to be the intended number or letter. Once four such commands are issued, the system concatenates the results as a complete command consisting of two numbers and two letters and sends the information to the chess engine.

Chess Hardware (Michael)

The chess system is an implementation of a two-player chess game on the 6.111 LabKit. It receives move instructions from either the voice recognition system or a keyboard, checks that instructed moves are permissible, and displays the chessboard and chess pieces on an XVGA display. The three main components of the chess system, as illustrated in the figure below, are the keyboard input, the chess engine, and the graphics engine.




Figure 2. Top level block diagram of chess system.

Keyboard Input

The keyboard input component encodes keyboard input into a move command that is passed to the chess engine.

Chess Engine

The chess engine directs the flow of the chess game. It keeps track of the turn, determines if instructed moves from the voice recognition system or keyboard input are permissible, and manages the internal representation of the chessboard and the chess pieces on the board.

Graphics Engine

The graphics engine generates video images for the chess game to be displayed on the XVGA display. The video images include the chessboard and the chess pieces on the board, a grid of the pieces that each player has captured, as well as text from the chess engine and keyboard input.

Description

Input (Michael)

In order to modularize the voice recognition system and the chess system, a unified encoding scheme was defined for all move commands passed to the chess engine. The encoding of the move command is composed of the column and row (file and rank) of the square containing the piece being moved and the column and row of the square where the piece is being moved.




Figure 3. Move command encoding.

The chessboard is a square board of eight columns and eight rows of squares. The columns, which are lettered A through H are encoded with 0 through 7, and the rows, which are numbered 1 through 8 are also encoded with 0 through 7. The complete encoding of the move command is twelve bits – three bits for each of the columns and rows of the original square and destination square of the piece being moved.

Audio Recognition Hardware (Varun)

Audio is sent to the audio recognition hardware from the AC97 codec found in the 6.111 lab 4 documents. Audio is sampled from the headphones at 48 kHz and sent from the codec directly to the Audio Recognition Hardware. The hardware consists of five modules, listed in the order of complexity: the DTW System Controller, DTW Engines, Valid Detector, Finite Impulse Response Filter, and the Shift Connector. Because of the many modules involved in processing incoming audio, a complex signaling and handshaking system was used to ensure data was not lost, and was processed in the correct order.




Figure 4. Block Diagram Of Audio Recognition Hardware.

DTW System Controller

The DTW System Controller controls the flow of data through the entire system, and therefore contains the most complexity. It is implemented as two nested finite state machines. The outer most FSM is in charge of capturing incoming data, sending valid samples to the DTW Engines, and then interpreting the error values returned by the DTW Engines to output the correct command to the chess module. The inner FSM is used to determine which section of the command the user is inputting (<code>from_letter</code>, <code>from_number</code>, <code>to_letter</code>, or <code>to_number</code>) and if a complete command has been issued and is ready to be outputted. The next state and next substate are determined combintationally, with state being updated to reflect the next state at the following clock edge.




Figure 5. Outer FSM of the DTW System Controller.

Outer FSM

Passive State

The outer FSM has four states: passive, active, to_DTW, and valid_out. The default state of the machine is passive. In this state, audio is downsampled from the 48 kHz sampling rate of the AC97 codec to 4 kHz. Audio is only sampled when users press the record button, indicating that they wish to record audio. Incoming audio is immediately sent to the anti-aliasing filter to correct for the error induced by downsampling. The filter output is then stored in a 2048 x 8 bit BRAM (incoming audio is 8 bits wide). The BRAM stores approximately half a second of audio, and is used like a circular buffer when in the passive state. Whenever a sample is written to memory, an enable pulse is sent to the Valid_Checker module along with the current sample being written. The Valid_Checker outputs a valid signal whenever a valid word is spoken. Because the valid-checking module outputs a valid pulse only after there is a noticeable increase in the amplitudes of the previous 128 samples, a start_val pointer is updated to point 128 memory locations behind the current location being written to. As soon as a valid signal is outputted, the FSM switches to the active state.

Active State

The job of the *active* state is to continue downsampling and recording audio until a complete, half-second audio segment is written to memory. While downsampling, and filtering occur just as in the *passive* state, the *start_val* and *end_val* pointers are no longer updated. Enable signals are no longer sent to the *Valid_Checker* as we have already recording a valid word. Writing to memory continues and incrementing the address continues until a sample is written to the *end_val* address. At this point, the system asserts a flag (*end_record_f*) letting the system know a half-second word has

been recorded. Once this flag goes high, *to_DTW* is assigned to next state, and becomes the state on the following clock cycle.

To DTW State

Upon entering the *to_DTW* state, the end record flag is reset to zero and the memory address is set to the sample-starting pointer, *start_val*. Over the next 2048 clock cycles, all 2048 audio samples stored in the *Controller's* memory are outputted to one of two audio output channels depending on whether the system is training the DTW Engines or if it is sending then possible match audio to compare against their templates.

If the user is training the system and the *train_in* switch is set high, then a write enable signal (*temp_WE*) is outputted to the DTW Engines. When training, users use switches to choose which category they are training (letters or numbers) and which word (1-8 or A-H) they wish to train. This data is outputted via the 3 bit *word_out* and 1 bit *category_out* registers, which are combinationally assigned to the value selected by the user. The flag *training_done_f* is raised to indicate that training is complete, and nextstate is set to *passive*, so the system can accept a new training sample or a command.

If the user is not training the device, the match write enable is raised instead of the template write enable, signalling to the DTW engines that the incoming audio sample is a possible match and should be compared to the stored template. The system remains in the *to_DTW* state until all 8 of the DTW engines signal that they have finished their calculations and have returned a valid *distance* value. When this happens, the *all_done_f* flag is raised and the system moves the *valid out* state.

Valid Out State

The *valid_out* state compares the *distance* values returned by the DTW Engines and determines which trained template most closely matched the inputted audio. To prevent any timing issues, and to reduce redundancy, the system sequentially calculates the minimum of the 8 returned value in 4 clock cycles. In the first three clock cycles, the system performs four, two, and one comparison respectively to determine which DTW Engine returned the lowest distance. The number of the DTW Engine with the lowest distance is stored. On the fourth clock cycle, a *valid_done_f* flag is raised, indicating all comparisons are done, and setting the state back to *passive*. The number of the register with the lowest distance is stored as the intended letter/number (1-8, A-H). If all four parts of the complete command have been determined, the complete command is sent to the chess engine along with a signal *vr_new_command* which signals that a new command has indeed been sent.




Figure 6. Inner FSM of the DTW System Controller.

Inner FSM

The inner FSM is in charge of determining which element of the complete command the current input corresponds to, and is much simpler than the outer FSM. All state changes occur at the positive edge of the <code>valid_out_f</code> flag—that is, once the previous section of the command, or the previous command has successfully been computed. The states correspond to each section of the complete command – the letter and number coordinates of the piece to be moved (<code>from_letter</code>, <code>from_number</code>), and the letter and number coordinates of the location the piece is to be moved to (<code>to_letter</code>, <code>to_number</code>). Because the last section of a command is the number of the square where the piece should be moved, commands are only outputted when the inner FSM is in the <code>to_letter</code> substate and the outer FSM is in the <code>valid_out</code> state. The sequential nature of the inner FSM ensures that the entire command is specified once the system reaches this overall state.

Dynamic Time Warping Engines

The Dynamic Time Warping Engines use a dynamic programming to remove temporal differences between audio samples and compare how closely they match. For instance, if a speaker says the word "book" twice, it is highly unlikely that the time-domain waveforms of the words will correspond—it is more likely that one of the two times the word will be spoken slower or faster than the other. Algorithms that just match time-domain samples cannot correct for this difference, and so an algorithm like dynamic time warping is used.




Figure 7. Diagram of the DTW Engine.

Dynamic Time Warping Algorithm

The DTW algorithm is fairly straightforward. Take two data series, X and Y, of length m and n respectively. Create an $m \times n$ matrix D, where the element D_{ij} represents the squared difference between the i^{th} sample of X and the j^{th} sample of Y. That is:

$$D_{ij} = (X_i - Y_j)^2$$
 for $0 \le i \le m$ and $0 \le j \le n$

From this matrix, we then solve the dynamic programming problem of the shortest path from D_{00} to D_{mn} by creating a second m+1 x n+1 matrix Y. The values of Y are computed as such:

$$Y_{ij} = D_{i-1,j-1} + min(Y_{i-1,j}, Y_{i,j-1}, Y_{i-1,-1j})$$
 for $1 \le i \le m+1$ and $1 \le j \le n+1$ with $Y_{0,j} = Y_{i,0} = \infty$, $Y_{1,1} = D_{0,0}$ and $Y_{0,0} = 0$

Thus, every value Υ_{ij} represents the shortest "error path" found from the first element of D to the current element. So it stands that, once the algorithm completes, $\Upsilon_{m+1,n+1}$ will be the shortest "error path" that exists between the two samples. So, for example, if the word "book" is said once at a normal pace, and once twice as slow, the algorithm will traverse Υ precisely on the diagonal with a slope of 2, accruing no error as it traverses, and will indicate that the words are an exact match.

Dynamic Time Warping Implementation

The main challenge with porting the DTW algorithm into hardware is that assuming that the samples are of length m and n with each sample having width b, the overall memory needed will be m*n*b bits. At 2048 8-bit samples per audio segment, running 8 DTW Engines on the FPGA would exceed the memory available. To work around this limitation, a simple solution was chosen. At each iteration of the algorithm, only two rows of Υ are ever needed to compute the current element. So

instead of needing to store 2048*2048*8 bits of data, the algorithm would only need 2048*2*8 bits or memory, which is feasible. Also, the algorithm must keep 4 data registers to hold the 4 values needed to compute the next value of the matrix $(D_{i-1,j-1}, Y_{i-1,j}, Y_{i,j-1}, Y_{i-1,-1j})$.

To do this, the DTW Engine keeps two counters, one that is 11 bits and one that is 22 bits. At each iteration of the algorithm, both counters are incremented. The first counter rolls back to 0 once it has reached 2047, and so it is used to indicate where in the row the algorithm is. The other counter increments until it reaches the value 4,194,303, which indicates that the algorithm has computed all of the values of Υ .

The algorithm then moves sequentially, with each iteration taking 5 clock cycles. On the first clock, if the value of element (i,j) is being computed, the algorithm decrements the memory address for the DTW pseudo-matrix memory by 2047, so that it loads the value of the (i,j-1) on the third clock. On the second clock, it pulls the value for the i^{th} element of the template and the j^{th} element of the inputted sample and stores their difference to a register. On the third clock cycle, the previous value of (i,j) is loaded into the register for (i,j-1), the previous value of (i-1,j) is loaded into the register for (i-1,j-1), and the value coming out of the DTW memory is loaded into the (i-1,j) register. Essentially, the frame of reference for the computation shifts right. Also on the third clock cycle, the value D_{ij} is computed by squaring the difference found in the second clock cycle, and storing that back into the same register. The DTW memory address is also set to point to the next location in memory to store the (i,j) th value in two clock cycles.

A simple speedup that was used reduced the number of comparisons needed in the next clock cycle was to store the minimum of the (i,j) and (i-1,j) elements and storing that instead of shifting the values in those registers into the other registers and finding the minimum of three values on the next clock.

On the third clock cycle, the algorithm performs all of the comparisons, and computes the value for the next (i,j) value. If the 22 bit counter is at zero, it simply loads the D_{ij} value into the (i,j) register. If the 22 bit counter is less than 2047, the algorithm is still computing the first row of the matrix and so (i,j) is the sum of D_{ij} and (i,j-1). When the 11 bit counter is 0 but the 22 bit counter is not 0, the algorithm is computing the first column, so (i,j) is the sum of D_{ij} and (i-1,j). Otherwise (i,j) is computed as the sum of D_{ij} and the minimum of (i-1,j) and the "speedup" register mentioned in the previous paragraph. Once the 22 bit counter reaches its maximum value, the algorithm has finished computing, and the current value of $D_{ij} + (i,j)$ represents the minimum "distance" between the samples. At each iteration both counters are incremented. At every pass, the address to the possible match BRAM is incremented, and only when the 11 bit counter is zero and the 22 bit is not zero is the address to the template BRAM incremented.

DTW Engine FSM

To allow for the DTW Engine to be trained, to take in template samples, and to compute the distance between samples and a template, an FSM is implemented. It has four states: hold, training, transfer, and calculate. When in the hold state, the FSM simply waits for either a training enable or a transfer enable from the DTW System Controller. If in training, the engine uses the category bit from the System Controller to determine whether to store the sample in the first 2048 memory locations, or in the last 2048 memory locations in its template BRAM—0 is for letter and is stored in the first 2048, 1 is for number and is stored in the last. Similarly, when in the transfer and calculate states, it uses the same category bit to determine which template to compare the input against. Once a template is fully transferred to the BRAM, the system depends on the train from the *Controller* to fall to move into the hold state. When in the transfer state, the system depends on the enable signal from the *Controller* to go low to move into the *calculate* state, where the above calculations are performed. Once completed, the system outputs a *DTW done* signal, and outputs the calculated distance value. The DTW holds its outputs for 3 clocks cycles, and completely wipes the DTW pseudo-matrix memory after it has finished computing the *distance* value.




Figure 8. Dynamic Time Warping Engine FSM.

Valid Checker

The valid checker algorithm samples the audio stream coming into the *System Controller* to determine whether a word is being spoken. It uses a 256 x 8 bit register partitioned into two 128 halves. The register array is used as a FIFO buffer. At each clock, when an enable is issued from the *Controller*, the *valid checker* takes the audio input sent to it, calculates its absolute value, and then adds it to the tail of

the array. Three values are always maintained – the index of the current sample, the 256th sample, and the 128th sample. Initially all registers in the array are set to zero. Two sum counters, first and last, are set to zero as well. When a new sample arrives, it is inserted into the array, and its absolute value is added to the last sum counter. The value of the old 128th sample is subtracted from that sum counter, and added to the other. The value of the old 256th sample is subtracted off of the first sum counter. The indices of the 128th and 256th values are moved back to indicate that the frame of reference as shifted. As this repeats and the buffer fills up, the values of the sum counters reflect the sum of the first 128th and last 128th samples. When the value of sum last exceeds the value of sum first by some margin that was empirically determined, the valid checker outputs a *valid* signal, and then clears the register array as well as the sum first and sum last counters in preparation for the next time the *System Controller* enters the *passive* state.

Finite Impulse Response Filter

The FIR filter used here was the same 31 tap FIR filter designed in 6.111 lab 4, with the filter coefficients modified to represent the change in downsampling rate. It is implemented with a circular register array to hold audio samples, and an accumulator that performs the necessary convolution multiplication between *ready* signals from the AC97 codec to output filtered data to the *DTW System Controller*.

Shift Connector

The *shift connector* module sits between the *DTW System Controller* and all of the DTW Engines. When the *System Controller* sends train signals to the engines, the shift connector uses the word outputted by the *System Controller* to determine which of the 8 engines should receive the training enable pulse and the template audio. The *shift connector* has the important function of allowing the *System Controller* and the *DTW Engine* to communicate as state machines, without having to assign outputs at different times to compensate for the one clock lag of changing state. There is a one-clock lag from when the DTW Engine receives an enable pulse and changes state to training or transfer, to when it actually accepts audio data in the new state. So without the *shift connector*, the DTW Engine would drop the first audio sample from the *System Controller*. To avoid this, the *shift connector* extends the enable/train from the *System Controller* by one clock cycle, and holds each audio sample being streamed down for one clock cycle, padding the first, dropped packet with a 0 value.

Chess Hardware (Michael)

Keyboard Input

The keyboard input component consists of two modules: keyboard entry and keyboard encoder. A block diagram containing the two modules is illustrated in the figure below.




Figure 9. Block diagram of keyboard input component.

Keyboard Entry

The keyboard entry module packages inputs from the keyboard into strings of ASCII code to be encoded into move commands. Professors Ike Chuang's and Chris Terman's $ps2_kbd\ module^1$ is used to convert scan codes generated by the keyboard into ASCII codes. An array stores the ASCII codes as keys are pressed – up to five codes, as five ASCII characters is enough to issue a keyboard move instruction. Keyboard move instructions take the form

<from column><from row>_<to column><to row>

(e.g. "A2 A3"). Pressing the Backspace key deletes the last stored ASCII code stored in the array – functionally similar to pressing the Backspace key in a word processor. Pressing the Enter key locks the array of ASCII codes for one clock cycle and signals on the same clock cycle that a string of ASCII code is ready to be

¹ http://web.mit.edu/6.111/www/f2005/code/ps2_kbd.v

encoded. Afterwards, the array is cleared to allow new ASCII codes for new move commands to be stored.

Keyboard Encoder

The keyboard encoder module encodes the string of ASCII code received from the keyboard entry module into a 12-bit move instruction using the encoding scheme described previously. Each ASCII code is encoded if it corresponds to a valid letter or number, depending on its position in the string. The rightmost and forth-from-right ASCII codes in the string should each correspond to one of the letters from A through H, the second-from-right and leftmost ASCII codes in the string should each correspond to one of the numbers from 1 through 8, and the third-from-right ASCII code in the string should correspond to a whitespace. The overall encoding is valid if the above criteria are met. A one clock cycle ready signal is raised once encoding is complete or the string of ASCII code has been determined to be invalid – a valid signal is raised at the same time if the overall encoding is actually valid.

Chess Engine

The chess engine component consists of two modules: chess engine and move checker. A block diagram containing the two modules is illustrated in the figure below.




Figure 10. Block diagram of chess engine component.

Chess Engine

The chess engine module is an FSM that directs the play of the chess game and manages the internal representation of the chessboard. Its states and transitions are illustrated in the figure below.




Figure 11. State diagram of chess engine FSM.

The FSM starts in the state WAIT FOR CMD, with a register indicating the current player initialized to WHITE. Two switches on the 6.111 LabKit are used to select the input signals for the two players. If the input is the voice recognition module, then the chess engine will wait for a ready signal from that. Otherwise it will wait for a ready signal from the keyboard encoder. On a ready signal from the voice recognition module, the FSM will direct the start of move checking to determine if the instructed move is permissible. On a ready signal from the keyboard encoder, the FSM will check that the encoding was valid before signaling the start of the move checker. An invalid encoding will land the FSM in the state WAIT FOR NEW CMD, which is also the state that the FSM transitions to if the move checker decided that an instructed move is impermissible. However, if the move checker determines that the instructed move is valid, the chess engine will update the internal representation of the chessboard – a multidimensional array of registers – to reflect the move in the state DISPLAY MOVE.

Because the voice recognition module is not expected to generate the correct move instruction all of the time, the chess engine keeps a second copy of the chessboard to allow the players (regardless of their input type) to review their moves. The two copies of the chessboard are designated old-chessboard and new-chessboard. Moves are always made to new-chessboard first. If a player rejects a move, then the two affected squares of new-chessboard are replaced with the values in the corresponding squares of old-chessboard. On the other hand, if a player accepts the move, then the two affected squares of new-chessboard are copied over to old-chessboard. Once a player accepts the move, his or her turn is over (the register indicating the current player switches to the other player), and the two chessboards are made identical by the start of the next player's turn.

The chess engine also handles pawn promotions, as well as outputs text to be displayed on the XVGA screen. When pawns have reached the other side of the chessboard, they are, due to design limitations, automatically promoted to queens. The chess engine outputs text to let the players know whose turn it is, as well as direct them as they play the game.

Move Checker

The move checker module determines whether an instructed move is valid according to the style of movement of the piece being moved. The move checker first determines the type of piece being moved by looking at the square in new-chessboard corresponding to the from-column and from-row specified in the move instruction. If there is a piece in the square, then the move checker verifies that it belongs to the current player, as well as verifies that the destination square, corresponding to the to-column and to-row specified in the move instruction, is empty or contains an opponent's piece. Only then does it check to see that the instructed move matches the style of movement of the piece being moved. Descriptions of each piece's style of movement are listed below.

Piece	Style of Movement
King	One square in any direction
Queen	Up to seven squares in any direction if its path is unhindered
Rook	Up to seven squares horizontally or vertically if its path is unhindered
Bishop	Up to seven squares diagonally if its path is unhindered
Knight	L-shaped – two squares horizontally or vertically, then one square vertically or horizontally, respectively
Pawn	Generally, one square up the rows for WHITE and down the rows for BLACK, but can advance two squares in the same manner on the piece's first move – captures are made one square in the forward diagonal direction

For queens, rooks, and bishops, the move checker directs a sub-module to iterate through the squares along its path of movement to determine if the path is clear or blocked by another piece. Otherwise, the move checker uses combinational logic to determine if a piece's movement matches its prescribed style of movement. The move checker signals for one cycle that it is done if a move instruction is determined to be valid or as soon as it is determined to be invalid. A valid signal is raised at the same time if the move instruction is valid.

Graphics Engine

The graphics engine produces the visual aspects of the chess game, pictured in the figure below.




Figure 12. Graphics produced by the graphics engine.

Chessboard Drawer

Chessboard drawer generates the pixel values needed to render a chessboard on the XVGA display. The width of each square of the chessboard is 64 pixels, so within the bounds of the chessboard, the chessboard drawer uses only the higher order bits of normalized hount and vocunt signals to determine which of the two parameterized color values to output.

Chess Pieces Drawer

Chess pieces drawer generates the pixel values needed to render images of chess pieces on the XVGA display. Twelve images of the six types of pieces in white and black were obtained from Wikipedia. Using GIMP, the backgrounds of these images were filled with solid blue and the images were converted into .jpg files. A MATLAB script (Appendix P) was then used to generate .coe files from the .jpg files. The .coe files were then analyzed to determine what values the originally solid blue had become. Those values of blue are used as transparent colors.

Twelve ROMs for the chess piece images are instantiated in the chess pieces drawer. All twelve ROMs are addressed by the five lower order bits of normalized hount and vount signals. The data out from a specific ROM is selected if a corresponding piece needs to be drawn at the location specified by hount and vount. Otherwise, the module generates the pixel value corresponding to a blue transparent color. The pixel values from the ROM and the blue transparent color are 8-bits (3-bits red, 3-bits green, 2-bits blue), so they are upconverted into 24-bit values by padding with zeros.



Figure 13. Text types. Labels are red. Column and row indicators are green.

Text Drawer

Text drawer generates all the pixel values for text to be rendered on the XVGA display. The text to be rendered is divided into three types; labels, column and row indicators for the chessboard, and body text. As indicated in the figure above, the labels include the headers for the grids of captured pieces as well as the turn indicator above the chessboard. Column and row indicators are the letters and numbers surrounding the perimeter of the chessboard. These indicators make it easier for the players to specify columns and rows in making moves. Body text consists of two lines of text from the chess engine and text from the keyboard entry module. The texts of each type are all the same length. Labels read either "WHITE" or "BLACK", which are five characters each. Column and row indicators are single characters. The actual lines of body text and text from the keyboard entry module vary, but are each padded to be 32 characters long. In order to render the three different types of text, three instances of Professors Ike Chuang's and Chris Terman's cstringdisp² module are instantiated with the appropriate parameter values. Since the text is designed to have no overlap, the outputs from the three cstringdisp modules are composed into one output by taking the bitwise OR of the three signals.

Chess Graphics

The chess graphics module combines the outputs from the chessboard drawer, the chess pieces drawer, the text drawer, as well as two solid-colored rectangles generated by the $blob^3$ module from Lab 5, to produce the final output to be displayed on the XVGA display. The chessboard, text, and solid-colored rectangles are designed so that they do not overlap. Thus, the outputs from chessboard drawer, text drawer, and two blobs can be combined simply by performing a bitwise OR on the four. The chess pieces produced by the chess pieces drawer, however, are intended to layer on top of the chessboard and the two solid colored rectangles. In terms of layering, the chess pieces make up the top layer and everything else make up the bottom layer. The graphics module displays the top layer when there are chess pieces to be displayed and the bottom layer otherwise. To accomplish this, the chess graphics module allows the bottom layer to filter through when pixel values in the top layer correspond to the blue transparent colors.

Testing and Debugging

Audio Recognition Hardware (Varun)

Debugging the Audio Recognition hardware initially done entirely in ModelSim, and once the ModelSim tests were satisfactory, the modules were debugged and tested on hardware. To develop solid testing practices and to build awareness of common mistakes that were being made, an informal bug log was kept for the first week of ModelSim testing. The shift connector, finite impulse response filter, and valid

² http://web.mit.edu/6.111/www/f2005/code/cstringdisp.v

³ http://web.mit.edu/6.111/www/f2008/handouts/labs/lab5.html

checker modules were relatively easy to debug. They each required only ModelSim verification before being shown to work up to specification on hardware. For the valid checker, additional testing on hardware was done to find the optimal threshold at which to acknowledge a valid word was spoken. It was integrated into the 6.111 lab4 audio recorder⁴ and fed incoming audio streams with varying thresholds. The goal was to systematically determine what threshold provided the highest hit rate for spoken words while minimizing the rate of false positives (ie. prevent short audio bursts like claps from being acknowledged as valid words).

DTW Engine

The first stage of testing the DTW involved performing a proof of concept test on the DTW algorithm. For that, a version of the algorithm quickly scripted in Python was fed a series of audio test vectors and shown to perform satisfactorily. After this was shown, the algorithm was examined rigorously to find where improvements could be made to reduce memory requirements. At this stage, it would have been very beneficial to build a MATLAB or Python simulation of the hardware-optimized algorithm to ensure that no unforeseen errors could occur, but luckily careful planning was all that was necessary.

Once the frameworks for the algorithm were written in Verilog, they were run over and over again in ModelSim. Trying to pipeline the circuit for increased computational throughput created the biggest problem. This caused serious problems because of the necessary accesses to different parts of the DTW Memory. Eventually this was scrapped in favor of a sequential approach. While the sequential approach required almost six times as many clock cycles to complete as a working pipelined version would have, the incremental gain in time would have been imperceptible. Finally a version of the algorithm was shown to work on known test vectors in ModelSim and hardware testing began.

The first problem noticed when testing on hardware began almost immediately. When fed any audio samples, the algorithm would return a distance metric that hovered around a value that seemed linked to the template audio. That is, when the template audio was very loud, the distance returned would be very large, and vice versa. Using the Logic Analyzer, it was found to be a problem with state. The <code>DTW_done</code> signal was not being reset fast enough so as soon as the System Controller would move into the <code>to_DTW</code> state, it would see the done signal high, and only have one clock cycle to send data before its FSM would move it to the next state – meaning that the DTW Engine would compare the template against an audio sample with one valid input and the rest zeros.

The second major problem had to do with how the engine handled audio inputs. In simulation, test vectors were chosen to be unsigned integer values. As such, the algorithm code never specified that the audio samples should be treated as signed integers, and so seemingly small negative numbers were viewed as large positive

⁴ http://web.mit.edu/6.111/www/f2008/handouts/labs/lab4.v

numbers. So while the algorithm continued to produce the proper values when hardwired to positive constants, when fed audio, the values that were being computed were absurd. Luckily, the fix was relatively simple—just adding the word signed to the Verilog.

DTW System Controller

The DTW System Controller was initially written in pseudo code on paper and then refined to be as robust as possible. Once the pseudo code was written, it was translated into Verilog and tested top to bottom. First, its ability to transition between states with proper input sequences was tested. At the same time, the system was shown not to glitch when many inputs arrived simultaneously, and instead dealt with them sequentially as it was supposed to.

After state transitions were tested, enable pulse timings were tested and debugged. Because the entire system has so many parts that depend on exact timing and transfer of data, this step was very important.

Next to be tested was the audio buffering and transfer procedure. The address incrementing and memory storage/output were examined to show that no data was being truncated, lost, or written improperly.

Once this was done, the system was ready to be tested on hardware, with DTW_done pulses controlled by switches and distance values set to by switches. The states, substates, and outputted commands were displayed on the hex display using the module provided in the 6.111 lab documentation. Because of the ModelSim testing, this phase only took a few hours to debug the entire controller system.

System Integration

Because the input/output and handshaking behavior of each module were understood from their individual ModelSim simulations, whole system integration was not too challenging. It was first done in ModelSim and shown to work. The ModelSim model was then compiled to hardware. After fixing the bug caused by not clearing the DTW_done signal before the *System Controller* reached the *to_DTW* state—which took three days to catch—and after losing a day to not specifying the proper bit width of an output, the system worked as hoped.

Proof of Concept Testing

Once the system was running, the performance of one single DTW Engine was tested. While the engine had trouble distinguishing between words like "alpha" and "beta", it was shown to be able to distinguish between "funk" and "bridge" when trained on "funk", and between "cat" and "dog" when trained on "dog" as can be seen in Figures 14 and 15 (data for "cat v dog" and "funk v bridge", see Appendix A). Further testing revealed on the entire system with all 8 DTW Engines showed that the system had between a 3% and 12% hit rate when matching complete chess commands to human voices—and had an almost 90% hit rate when trying to distinguish a spoken number 5 (See Appendix B).

The errors with the system are almost entirely due to the variable nature of human voice, as well as the environmental noise of the training and testing environment. When a computer generated voice was used to train the system and then inputted as test audio, the computer had a 100% hit rate – indicating that it could successfully match perfect signals. Furthermore, when the audio was sped up or slowed down by up to 12%, the algorithm still exhibited a 95% hit rate. This indicates that the DTW algorithm was, in fact, performing dynamic time warping successfully.




Figure 14. "Dog" and "Cat" when trained on "Dog".




Figure 15. "Bridge" and "Funk" when trained on "Funk".

Chess Hardware (Michael)

Testing of the modules of the chess system was done either by visual inspection or by simulating using ModelSim. The keyboard entry and the graphics engine modules were tested by loading up the LabKit and checking the visual output on the XVGA display. Since the keyboard encoder and move checker had no visual components, they were tested in ModelSim. Problems were usually caught by checking the Warning messages in the Xilinx tool, as well as by carefully analyzing and reanalyzing the Verilog code that had been written. However, I did come upon an odd bug that took the help of Ben to resolve – at one point, my project file could not be opened by Xilinx, and any attempts to create a new project from the old Verilog

file resulted in Xilinx closing unannounced. After numerous attempts at creating new projects and copying various fragments of code into to Xilinx, Ben noticed that a *localparam* had been assigned to itself. Sure enough, this circular assignment was the cause of the mysterious problem.

Conclusion

The Voice Controlled Chess Game built on the FPGA was successfully shown to demonstrate full chess visualizations and game play, as well as sufficient voice recognition capability.

The voice recognition hardware was shown to be a successful implementation of the Dynamic Time Warping algorithm. Controlling for the effects of environment noise and audio pitch, the system was able to detect and match input audio samples of varying rates of up to 15% from the trained sample. It also demonstrated that the DTW algorithm, which is normally thought to be memory inefficient, could be built in a way so as to preserve the functionality while greatly curbing memory usage.

The system's inability to reliably detect microphone inputs can be attributed to the shortcomings of comparing unfiltered time series of audio instead of converting audio streams features vectors that emphasize spoken voice and normalize for the speaker's pitch and amplitude. One such technique involves using Mel-cepstral coefficients to scale the Fourier Transform of incoming audio before passing these new scaled feature-vectors to the DTW Engine. This has been implemented on FPGAs and shown to perform better than the system implemented in this project.

The chess hardware was successfully implemented on the FPGA. Capable of taking both keyboard and speech commands, it can function both independently and as a part of the voice controlled chess system. The chess hardware features basic move checking – checking that moves match the style of movement of a piece. Thus, it does have a number of limitations, preventing it from functioning as a full-fledged chess system. Due to design limitations, the chess system does not allow a number of special moves, namely, en passant captures and castling. Pawn promotion is also limited to queens. Regardless of these shortcomings in the chess engine, the chess hardware is still complete, taking moves and displaying them on screen.

The Voice Controlled Chess Game is fully functional, although there are features that we would have liked to implement.

Appendices

Appendix A: Single DTW Test Data "Funk" v "Bridge" and "Cat" v "Dog"

	Cat v Dog			Dog v D	_	
	6360E		407054		47889	293001
	74628	3	476712	3D6D3		251603
	8255D		533853	420F0		270576
	65E4C		417356	36CDE		224478
	806ad		525997	44E5F		282207
	628BA		403642		55812	350226
	6FFAB		458667	3148A		201866
	7C193		508307	3B28B		242315
	9830C		623372		44706	280326
	73B0A		473866	5B9CF		375247
	7455F		476511		30770	198512
	6A867		436327		47119	291097
	6434D		410445	3C9A3		248227
	731C7		471495	6CDF4		445940
	796A4		497316	5A901		370945
	94692	<u>)</u>	607890		43061	274529
	8EC7E		584830		66072	417906
	87AE8		555752	72C33		470067
	7193C		465212	5D8AB		383147
	65A2C		416300	4A219		303641
Mean	487545.2	2		30	08792.8	
Median	475188.5	5			286652	
Std Dev	67004.73487	7		7915	7.35594	
Bridge v Fur 33f16 40b71 488a1 607a7 60b37 58dbf 61af2 564ad 675e1 599e9	53533	212758 265073 297121 395175 396087 363967 400114 353453 341299 423393 367081	Funk v 4be07 4efd1 5c625 436b9 476b1 45de4 46e06 488d1 4e272 4c6a9 49f7c	runk		310791 323537 378405 276153 292529 286180 290310 297169 320114 313001 302972
5dfda 21afd 5a56a 548f7 6a5a0 6423c 69d0d 33f16 40b71 488a1 607a7	64846 66826	384986 137981 370026 346359 435616 411718 419878 410172 433421 212758 265073 297121 395175	45d59 423f5 43d37 4de76 436cd 4551a 49e9d 4d0e9 4dada 4be07 4efd1 5c625 436b9			286041 271349 277815 319094 276173 283930 302749 315625 318170 310791 323537 378405 276153

60b37	396087	476b1	292529
58dbf	363967	45de4	286180

Appendix B: Letter Hit Frequency Data

spoken	received	frequency
a	a	0.31
a	b	0.02
a	С	0.09
a	d	0.00
a	е	0.10
a	f	0.12
a	g	0.06
a	h	0.30
b	a	0.00
b	b	0.30
b	С	0.10
b	d	0.00
b	е	0.00
b	f	0.10
b	g	0.00
b	h	0.40
С	a	0.00
С	b	0.20
С	С	0.00
С	d	0.00
С	e	0.20
С	f	0.10
C	g	0.30
С	h	0.20
d	a	0.20
d	b	0.00
d	С	0.00
d	d	0.00
d	e	0.50
d	f	0.00
d	g	0.00
d	h	0.30
e	a	0.30
e	b	0.00
e	c	0.00
e	d	0.00
e	e	0.40
e	f	0.10
e	g	0.00
е	h h	0.20
f	a	0.33
f	b	0.00
f	С	0.22
f	d	0.00
f		0.00
f	e f	0.00
f		0.00
ı	g	0.00

_		
f	h	0.44
g	a	0.00
g	b	0.20
g	c d	0.10
g		0.00
g	e	0.20
g	f	0.00
g -	g L	0.00
g	h	0.40
h	a	0.00
h	b	0.60
h	C	0.00
h	d -	0.00
h •	e •	0.10
h	f	0.30
h	g	0.00
h	h	0.00
1	1	0.61
1	2	0.13
1	3	0.01
1	4	0.14
1	5	0.08
1	6	0.01
1	7	0.01
1	8	0.01
2	1	0.00
2	2	0.70
2	3	0.00
2	4	0.10
2	5	0.00
2	6 7	0.20
2		0.00
3	8	0.00
		0.00
3	2	0.20
3	3	0.30
3	4	0.00
3	5	0.10
3 3	6 7	0.30
		0.10
3 4	8	0.10
	1	0.00
4	2	0.60
4 4	3	0.10
4	4	0.30
4	5	0.00
4	6	0.00
	7	0.00
4	8	0.00
5	1	0.00

5	2	0.00
5	3	0.00
5	4	0.10
5	5	0.90
5	6	0.00
5	7	0.00
5	8	0.00
6	1	0.00
6	2	0.00
6	3	0.00
6	4	0.30
6	5	0.10
6	6	0.50
6	7	0.00
6	8	0.00
7	1	0.00
7	2	0.40
7	3	0.00
7	4	0.20
7	5	0.20
7	6	0.00
7	7	0.10
7	8	0.00
8	1	0.10
8	2	0.20
8	3	0.00
8	4	0.10
8	5	0.10
8	6	0.50
8	7	0.00
8	8	0.00

Appendix C: Shift Connector Verilog

```
module shift_connector(
                           clock, reset, cat_in,word_in,
                                         train_in, train_audio_in,
                                         en_in, audio_in,
                                         en_out, audio_out,
                                         cat_out, train_audio_out,
                                         train_1, train_2, train_3, train_4,
                                         train_5, train_6, train_7, train_8);
                           input wire clock;
                           input wire reset;
                           input wire cat_in;
                           input wire [2:0] word_in;
                           input wire train_in;
                           input wire [7:0] train_audio_in;
                           input wire en_in;
                           input wire [7:0] audio_in;
                           output reg en_out;
                           output reg [7:0] audio_out;
                           output reg cat_out;
                           output reg [7:0] train_audio_out;
                           output reg train_I;
                           output reg train_2;
                           output reg train_3;
                           output reg train_4;
                           output reg train_5;
                           output reg train_6;
                           output reg train_7;
                           output reg train_8;
                           /*shift registers that hold things back two clock cycles*/
                           reg en_old;
                           reg en_old_old;
                           reg train_old;
                           reg train_old_old;
                           reg [7:0] audio_hold_l;
                           reg [7:0] train_hold_1;
                           reg cat_in_hold;
                           reg word_in_hold;
                           always @ (posedge clock) begin
                                         if (reset) begin
                                             audio_hold_I <= 0;
                                             audio_hold_2 <= 0;</pre>
                                             train_hold_I <= 0;
                                             train_hold_2 <= 0;
                                             en_old <= 0;
                                             en\_old\_old <= 0;
                                             train_old <= 0;
                                             train_old_old <= 0;
                                             en_out <= 0;
                                             audio_out <= 0;
                                             cat_out <= 0;
                                             train_audio_out <= 0;
                                             train_I <= 0;
                                             train_2 <= 0;
                                             train_3 <= 0;
                                             train_4 <= 0;
                                             train_5 <= 0;
                                             train_6 <= 0;
                                             train_7 <= 0;
                                             train_8 <= 0;
                                         end
                                         else begin
                                             en_old <= en_in;
                                             en_old_old <= en_old;
```

```
train_old <= train_in;
    train_old_old <= train_old;
    if (train_in | | train_old_old) begin
      en\_out <= 0;
      cat_in_hold <= (train_in) ? cat_in : cat_in_hold;</pre>
      train_hold_I <= (train_in) ? train_audio_in : 0;</pre>
      train_audio_out <= train_hold_I;</pre>
      cat_out <= cat_in;
      train_I <= (word_in == 0) ? I : 0;
      train_2 <= (word_in == 1) ? 1 : 0;
      train_3 <= (word_in == 2) ? I : 0;
      train_4 <= (word_in == 3) ? I : 0;
      train_5 <= (word_in == 4) ? 1 : 0;
      train_6 <= (word_in == 5) ? I : 0;
      train_7 <= (word_in == 6) ? I : 0;
      train_8 <= (word_in == 7) ? I : 0;
    else if (en_in | | en_old_old) begin
      train_I \leq = 0;
      train_2 <= 0;
      train_3 <= 0;
      train_4 \le 0;
      train_5 <= 0;
      train_6 <= 0;
      train_7 <= 0;
      train_8 <= 0;
      audio_out <= audio_in;</pre>
      cat_out <= cat_in;
      en_out <= I;
    end
    else begin
      audio_hold_I <= 0;</pre>
      audio_hold_2 <= 0;</pre>
      train_hold_I <= 0;
      train_hold_2 <= 0;
      en_old <= 0;
      en_old_old <= 0;
      train_old <= 0;
      train_old_old <= 0;
      en\_out <= 0;
      audio_out <= 0;
      train_audio_out <= 0;
      train_I <= 0;
      train_2 <= 0;
      train_3 <= 0;
      train_4 <= 0;
      train_5 <= 0;
      train_6 <= 0;
      train_7 <= 0;
      train_8 <= 0;
   end
end
```

end

endmodule

29

Appendix D: FIR 31 Verilog

```
//////
//
// 31-tap FIR filter, 8-bit signed data, 10-bit signed coefficients.
// ready is asserted whenever there is a new sample on the X input,
// the Y output should also be sampled at the same time. Assumes at
// least 32 clocks between ready assertions. Note that since the
// coefficients have been scaled by 2**10, so has the output (it's
// expanded from 8 bits to 18 bits). To get an 8-bit result from the
// filter just divide by 2^{**}10, ie, use Y[17:10].
//////
module fir31(
input wire clock, reset, ready,
input wire signed [7:0] x,
output reg signed [17:0] y
);
      reg signed [7:0] sample[31:0];
                                     // buffer of 32 8-bit signed samples
      reg [4:0] offset;
                               // offset pointer for sample memory
      reg [4:0] index;
      wire signed [9:0] coeff;
      coeffs31 coeffs31(.index(index),.coeff(coeff));
      always @(posedge clock) begin
            if (reset) begin
                   offset \leq 0;
                   index \le 0:
                   y <= 0;
            end
            else if (ready) begin
                   offset <= offset + 1;
                   sample[offset] <= x;</pre>
                   y <= 0;
                   index \le 0:
            end
            else if (index < 31) begin
                   y \le y + coeff * sample[(offset - index - 1) & 31];
                   index \le index + 1;
            end
      end
endmodule
```

```
//////
//
// Coefficients for a 31-tap low-pass FIR filter with Wn determined for a 4kHz
sampling rate. Since we're doing integer arithmetic, we've scaled
// the coefficients by 2**10
// Matlab command: round(fir1(30,.2/24)*1024)
//
//////
module coeffs31(
input wire [4:0] index,
output reg signed [9:0] coeff
// tools will turn this into a 31x10 ROM
always @(index)
 case (index)
      'd0: coeff = -1;
  'd1: coeff = -1;
  d2: coeff = -1;
  'd3: coeff = 0;
  'd4: coeff = 2:
  d5: coeff = 5:
  'd6: coeff = 11:
  'd7: coeff = 19;
  'd8: coeff = 28:
  'd9: coeff = 40:
  d10: coeff = 52;
  'd11: coeff = 64:
  d12: coeff = 75;
  d13: coeff = 84:
  d14: coeff = 90;
  d15: coeff = 91;
  'd16: coeff = 90;
  d17: coeff = 84:
  d18: coeff = 75:
  d19: coeff = 64;
  d20: coeff = 52:
  d21: coeff = 40;
  d22: coeff = 28;
  'd23: coeff = 19;
  d24: coeff = 11:
  'd25: coeff = 5;
  d26: coeff = 2;
```

```
'd27: coeff = 0;
'd28: coeff = -1;
'd29: coeff = -1;
'd30: coeff = -1;
default: coeff = 10'hXXX;
endcase
endmodule
```

Appendix E: DTW Engine Verilog

module dtw_engine2(input wire clock,

```
input wire reset,
input wire signed [7:0] train_in,//training audio
input wire train,
input wire en,
input wire signed [7:0] audio_in,
input wire category, //I bit toggle for category
output reg [25:0] distance,
output reg DTW_done);
```

```
reg [11:0]a_temp;
             reg we_temp;
             reg signed [7:0] mem_in_temp;
             wire signed [7:0] mem_out_temp;
             //Template Memory
             mybram #(.LOGSIZE(12),.WIDTH(8))
       template(.addr(a\_temp),.clk(clock),.we(we\_temp),.din(mem\_in\_temp),.dout(mem\_out\_temp));
   reg [10:0] a_match;
   reg we_match;
  reg signed [7:0] mem_in_match;
   wire signed [7:0] mem_out_match;
  //Match Memory
   mybram #(.LOGSIZE(11),.WIDTH(8))
       match(.addr(a_match),.clk(clock),.we(we_match),.din(mem_in_match),.dout(mem_out_match));
             reg [11:0] a_dtw;
             reg [11:0] a_dtw_store;
//stores the address of a_dtw so that we can go back to it while doing the address manipulation
             reg we_dtw;
             reg [19:0] mem_in_dtw;
             wire [19:0] mem_out_dtw;
             //DTW Memory
             mybram #(.LOGSIZE(12),.WIDTH(20))
       DTW(.addr(a_dtw),.clk(clock),.we(we_dtw),.din(mem_in_dtw),.dout(mem_out_dtw));
   /*miscellaneous */
   reg [2:0] state;
   reg [2:0] nextstate;
  reg [2:0] substate;
   reg train_old;
  reg train_old_old;
  reg en_old;
   reg en_old_old;
  reg we_dtw_old;
  reg a_dtw_toggle;
   reg clear_dtw_mem_f;
   reg [12:0] clear_count;
   /*pointers */
   reg [11:0] end_val;
   reg [11:0] start_val;
  reg [21:0] count;
  reg [10:0] rollcount;
  /*local storage */
   reg [25:0] ij;
//the four blocks needed for each calculation
  reg [25:0] ilj;
  reg [25:0] min_ijl_iljl;
```

```
reg [25:0] iljl;
   reg [25:0] ijl;
  reg [17:0] Dij;
//difference between the two samples
  /*state*/
  localparam training = 1;
  localparam transfer = 2;
  localparam calculate = 3;
  localparam hold = 4;
  /*substate*/
  local param write = 0;
  localparam add = I;
  localparam read_dtw = 2;
  localparam read_mem = 3;
  localparam burn_clock = 4;
  always @ * begin
                           case (state)
                               training: nextstate <= (!train) ? hold : training;
                               transfer: nextstate <= (!en) ? calculate : transfer;
                               calculate: nextstate <= (DTW_done) ? hold : calculate;</pre>
                               hold: nextstate <= (train) ? training : ((en) ? transfer : hold);
                               default: nextstate <= training;
                           endcase
             end
             always @ (posedge clock) begin
                           if (reset) begin
                               a_dtw_toggle <= 0;
                                        state <= training;
                                         substate <= burn_clock;
                                         rollcount <= 0;
                                         count <= 0;
                              a_{temp} \le 0;
         we_{temp} \le 0;
        a_{match} \le 0;
        we_match <= 0;
        a_{dtw} \le 0;
                              we_dtw \le 0;
                              clear_dtw_mem_f <= 0;</pre>
                              clear_count <= 4100;
          a_dtw_store <= 0;
          count <= 0;
          rollcount <= 0;
          DTW_done <= 0;
          distance <= 0;
          ij <=0;
          Dij <= 0;
          ilj <= 0;
          ijĺ <= 0;
          iljl <= 0;
          min_iII_iIII <= 0;
                           else begin
                              end_val <= (category) ? 4095 : 2047;
                              train_old <= train;
                              train_old_old <= train_old;
                           // delays address incrementing
                              en_old <= en;
                              en\_old\_old \le en\_old; //hack
                              we_dtw_old <= we_dtw; //hack -- resets a_match properly
                                         state <= nextstate;
                                         if (nextstate != state) begin
```

```
a_temp <= (category) ? 2048 : 0;
                                                    //set the start of the template recording
                                                    we_match \leq 0;
                                                    we_dtw <= 0;
                                      end
                                      else if (nextstate == transfer) begin
                                                    a_match <= 0; //reset the match address
                                                    we_{temp} \le 0;
                                                    we_dtw \le 0;
                                                    count <= 0;
                                                    rollcount <= 0;
                                                    DTW_done <= 0;
                                      else if (nextstate == calculate) begin
                                         substate <= burn_clock;
                                                    a_dtw \le 0;
                                                    a_dtw_store <= 0;
                                                    a_{match} \le 0;
                                                    a_temp <= (category) ? 2048 : 0;
                                                    we_temp <= 0;
                                                    we_match <= 0;
                                                    Dij <= 0;
                                                    ij <= 0;
                                                    ilj <= 0;
                                                    ijl <= 0;
                                                    iljl <= 0;
                                                    min_ijl_iljl \le 0;
                                                    distance <= 0;
                                      end
                        \quad \text{end} \quad
                        else if (clear_dtw_mem_f == I) begin
                            if (clear_count == 0) begin
                                clear_dtw_mem_f <= 0;
                                we_dtw \le I;
                                mem_in_dtw \le 0;
                                                      DTW_done <= 0;
                            end
                                       //explicitly hold the dtw_done on for 3 clock cycles and force a reset
                                       else if (dear_count == 1 | | dear_count == 2 | | dear_count == 3) begin
                                                    DTW_done <= 1;
                              distance <= ij+Dij;
                                                    clear_count <= clear_count - I;</pre>
                                       \quad \text{end} \quad
                            else begin
                                clear_count <= clear_count - I;</pre>
                                a_dtw \le a_dtw - I;
                                we_dtw <= I;
                                mem_in_dtw <= 0;
                            end
                        end
                        else if (state == training && (train || train_old_old) ) begin
                                      //make sure we're in training state but not just defaulted
                                      if (a_temp != end_val) begin
                                      //to not load the previous train_in improperly when a shifts
if (train && train_old_old) begin
   we\_temp <= 1;
```

if (nextstate == training) begin

```
mem_in_temp <= train_in;
                    a_{temp} \le a_{temp} + 1;
               end
               else if (train && !train_old_old) begin
                   we\_temp <= 1;
                   mem_in_temp <= train_in;
               end
            \quad \text{end} \quad
            else begin
                we_{temp} \le 0;
            end
                                         end
                                         else if (state == transfer) begin
                                                      if (a_match != ||I'b|||||||||) begin
                                                          if (en && en_old_old) begin
                   we_match <= I;
                   a_match <= a_match + I;
                   mem_in_match <= audio_in;
               end
               else if (en && !en_old_old) begin
                   we_match <= 1;
                   mem_in_match <= audio_in;
               end
            else if (a_match == || b|| || || begin
                   we_match \leq 0;
               end
                                         else if (state == calculate) begin
                                           if (a_dtw_toggle == 0)begin
a_match <= 0;
                                                a_temp <= (category) ? 2048 : 0;
                                                a_dtw_store <= 0;
                                            if (substate == burn_clock)begin
                                              we_dtw \le 0;
                                              substate <= substate - 1;
                                              a_dtw \le a_dtw - 2047;
                                              end
                                                      else if (substate == read_mem) begin
                                                                    //make Dij positive for posterity
\label{eq:def_Dij} \begin{subarray}{ll} Dij <= (mem_out\_temp > mem_out\_match) ? mem_out\_temp - mem_out\_match : mem_out\_match - mem_out\_temp; \\ \end{subarray}
                                                                    substate <= substate - I;
                                                      end
                                                      else if (substate == read_dtw) begin
                                                         if (a_dtw_toggle != 0) begin
                                                                                 Dij <= Dij*Dij; //square Dij
                                                                       a_dtw_store <= a_dtw_store + I;
                                                                       iIj <= mem_out_dtw;</pre>
                                                                       ijl <= ij;
                                                                       min_ijl_ijl  <= (ij > ilj) ? ilj : ij;
                                                                                 //saves the two "left" squares as one
                                                                    end
                                                         substate <= substate - I;
                                                      end
                                                      else if (substate == add) begin
                                                                    a_dtw_toggle \le 0;
                                                                                 clear_dtw_mem_f <= I; //clear the dtw memory!</pre>
                                                                                 clear_count <= 4100;
```

```
end
             else begin
                           substate <= substate - I;
                           if (count == 0 && a_dtw_toggle == 0) begin //first spot
                                        ij <= Dij;
                           else if (rollcount == 2047) begin //first column
                                        ij <= Dij + ilj;
                                        count <= count + I;
                              rollcount <= rollcount + I;
                           end
                           else if (count < 2048) begin //first row
                                        ij <= Dij + ijI;
                                        count <= count + I;
                             rollcount <= rollcount + 1;
                           else if (count >= 2048) begin //normal pieces
                                         ij <= (min\_ijl\_iljl < ilj) ? Dij + min\_ijl\_iljl : Dij + ilj; \\ count <= count + l; 
                             rollcount <= rollcount + I;
             end
else if (substate == write) begin
   substate <= burn_clock;
             if (count != 0 && rollcount == 0) begin
                          a_{temp} \le a_{temp} + I; end
             if (a_dtw_toggle == 0) begin
                             a_dtw_toggle <= 1;
                              a_dtw <= (category) ? 2048 : 0;
                             //a_dtw <= 0;
                             mem_in_dtw <= ij;
                              we_dtw \le I;
             end
              else begin
                   a_{match} \le a_{match} + I;
                         //increment everything
                   we_dtw \le I;
                   a_dtw <= a_dtw_store;
                   mem\_in\_dtw <= ij;
                   a_dtw_toggle <= I;
               end
   end
```

end

end

end

endmodule

Appendix F: DTW System Controller + Valid Checker Verilog

```
module recorder(
 input wire clock,
                                       // 27mhz system clock
 input wire reset,
                                 // I to reset to initial state
 input wire playback,
                                 // I for playback, 0 for record
                                  // I when AC97 data is available
 input wire ready,
 input wire [7:0] from_ac97_data, // 8-bit PCM data from mic
 input wire category_in,
                            //inputted category being trained
 input wire [2:0] word_in,
                                   //which word is being trained
 input wire program in,
                                   //are we programming now?
 input wire [25:0] distance_I, //distance calculated by DTW I
 input wire [25:0] distance_2, //distance calculated by DTW 2
 input wire [25:0] distance_3, //distance calculated by DTW 3
 input wire [25:0] distance_4, //distance calculated by DTW 4
 input wire [25:0] distance_5, //distance calculated by DTW 5
 input wire [25:0] distance_6, //distance calculated by DTW 6
 input wire [25:0] distance_7, //distance calculated by DTW 7
 input wire [25:0] distance_8, //distance calculated by DTW 8
 input wire DTW_done_I,
                                      //done signal from DTW_I
 input wire DTW_done_2,
                                      //done signal from DTW_2
 input wire DTW_done_3,
                                      //done signal from DTW_3
 input wire DTW_done_4,
                                      //done signal from DTW_4
 input wire DTW_done_5,
                                      //done signal from DTW_5
                                      //done signal from DTW 6
 input wire DTW done 6,
 input wire DTW_done_7,
                                      //done signal from DTW_7
 input wire DTW_done_8,
                                      //done signal from DTW_8
 output reg [7:0] possible_match_out,
                                              //audio sample to check against
 output reg [7:0] template_audio_out, //template audio
 output reg category_out,
 output reg [2:0] word_out,
 output reg en,
                                        //write enable for samples
 output reg temp_WE,
                                         //write enable for template memory
                                          //enable signal for chess game
 output reg vr_new_command,
 output reg [11:0] vr_to_chess,
                                        //output from VR to chess
 output reg LED_TO_RECORD,
 output reg [2:0] state_out,
 output reg [2:0] substate_out,
 output reg valid_disp,
 output reg [7:0] to_ac97_data);
             reg [10:0] a;
                                                        //RAM address. initially zero
             reg [7:0] mem_in;
                                                                       //data to be written to RAM address a
             wire [7:0] mem_out;
                                                                       //data outputted from RAM address a
             reg we;
                                                                       //write enable for RAM
             //instantiate ram
  mybram #(.LOGSIZE(11),.WIDTH(8))
       ram(.addr(a),.clk(clock),.we(we),.din(mem_in),.dout(mem_out));
             reg [7:0] to_filter;
             wire [17:0] from_filter;
             fir31 fir(clock, reset, ready,to_filter,from_filter);
  reg vc_enable;
  wire valid;
  //instantiate the valid_checker
  valid_checker vc(.clk(clock), .reset(reset),.enable(vc_enable), .in(mem_in), .valid(valid));
              //counter used to determine when to sample
             reg [3:0] store_count;
             //the maximum memory address written to during a record cycle. so as not to play
             //previous recordings when in the playback mode
             reg [10:0] start_sample;
             reg [10:0] end_sample;
             reg [2:0] state;
             reg [2:0] next_state;
             reg [1:0] substate;
             reg [1:0] next_substate;
```

```
//major states of behavior
localparam training = 1;
localparam passive = 2;
localparam active = 3;
localparam to_dtw = 4; //also "to_template_memory"
localparam valid_out = 5;
//substates in determining what we're recording
localparam from_letter = 0;
localparam from_number = I;
localparam to_letter = 2;
localparam to_number = 3;
//registers to hold values to be outputted
// no "to_number_r" because it's just concatenated to output, never saved
reg [2:0] from_letter_r; //A-F --> 0:7
reg [2:0] from_number_r; // 1-8 --> 0:7
reg [2:0] to_letter_r;
//flags and misc
reg end_record_f; //done recording
reg valid_done_f; //done outputting valid
reg valid_done_old; //holds old valid done
reg program_in_old;
reg all_done_f; //all distances have returned
reg training_done_f; //done training the module
reg [1:0] valid_compare; //used to denote end of comparing distances
                    //represents DTW1 and DTW2 -- whichever is lesser
reg min1_2;
reg min3_4;
reg min5_6;
reg min7_8;
reg [2:0] min_so_far_l; //min # of DTW's 1,2,3,4
reg [2:0] min_so_far_r; //min # of DTW's 5,6,7
                     //# of min DTW
reg [2:0] min_dist;
//registers to hold DTW_done_i signals
reg dtwdun1;
reg dtwdun2;
reg dtwdun3;
reg dtwdun4;
reg dtwdun5;
reg dtwdun6;
reg dtwdun7;
reg dtwdun8;
always @ * begin
              substate_out = substate;
               state_out = state;
               valid_disp = valid;
    //all_done_f becomes a I clock long pulse that occurs when all DTW_done_i are I
    all\_done\_f = (dtwdun1\&dtwdun2\&dtwdun3\&dtwdun3\&dtwdun5\&dtwdun6\&dtwdun7\&dtwdun8) ? I : 0;
    //training will be done clocked and override all!
    LED_TO_RECORD = (state == passive) ? I : 0;
    case (state)
        //determines next_state
        passive: next_state = (valid) ? active : passive;
        active: next_state = (end_record_f) ? to_dtw : active;
        to_dtw: next_state = (program_in) ? ( (training_done_f) ? passive : to_dtw) : ((all_done_f) ? valid_out : to_dtw);
        valid_out: next_state = (valid_done_f) ? passive : valid_out;
        default next_state = passive;
    endcase
    case(substate)
        //determines next_substate at the rising edge of valid_done_f
        from_letter: next_substate = (valid_done_f&&(~valid_done_old)) ? from_number : from_letter;
        from_number:next_substate = (valid_done_f&&(~valid_done_old)) ? to_letter : from_number;
        to\_letter: \ next\_substate = (valid\_done\_f\&\&(\sim valid\_done\_old)) \ ? \ to\_number : to\_letter;
```

```
to_number:next_substate = (valid_done_f&&(~valid_done_old)) ? from_letter : to_number;
                  default: next_substate = from_letter;
               endcase
               if (~program_in) begin
                  if (next_substate == from_letter | | next_substate == to_letter)
                     category_out = 0;
                  else if (next_substate == from_number | | next_substate == to_number)
                     category_out = I;
               \quad \text{end} \quad
               else if (program_in) begin
                   category_out = category_in;
                   word_out = word_in;
                        end
              end
always @ (posedge clock) begin
          //ensure that all values are set to zero when the machine loads
                       if (reset)begin
                          dtwdunI <= 0;
                          dtwdun2 <= 0;
                          dtwdun3 <= 0;
                          dtwdun4 <= 0:
                          dtwdun5 <= 0;
                          dtwdun6 \le 0;
                          dtwdun7 <= 0;
                          dtwdun8 <= 0;
                          playback_old <= 0;
                                    a <= 0;
                                    start_sample <= 0;
                                    end_sample <= 0;
                                    en <= 0;
                                    store_count <= 0;
                                    we \leq = 1'b0:
                                    state <= passive;
                                    substate <= from_letter;</pre>
                                     end_record_f <= 0;
                                     valid_done_f <= 0;
                                     valid_compare <= 3;
                                     temp_WE \leq 0;
                                     end_record_f <=0;
                valid\_done\_f \le 0;
               valid_done_old <=0;
                min I_2<=0;
               min3_4<=0;
                min5 6 <= 0;
                min7_8 <= 0;
                min_so_far_I<=0;
               min_so_far_r<=0;
                min_dist < = 0;
               from\_letter\_r <= 0;
                from_number_r<=0;
                to_letter_r<=0;
               vr_new_command <= 0;
                vr to chess \leq = 0;
                template_audio_out <= 0;
                       end
                       state <= next_state;</pre>
                       substate <= (program_in) ? from_letter : next_substate;</pre>
                       valid_done_old <= valid_done_f;
                        if (!all_done_f) begin
                           dtwdunI <= (DTW_done_I) ? I : dtwdunI;
                           dtwdun2 <= (DTW_done_2) ? I : dtwdun2;
                           dtwdun3 <= (DTW_done_3) ? I : dtwdun3;
                           dtwdun4 <= (DTW_done_4) ? I : dtwdun4;
                           dtwdun5 \le (DTW\_done\_5) ? 1 : dtwdun5;
```

```
dtwdun6 <= (DTW_done_6) ? I : dtwdun6;
                        dtwdun7 \le (DTW\_done\_7) ? 1 : dtwdun7;
                        dtwdun8 <= (DTW_done_8) ? I : dtwdun8;
                    else if (all_done_f) begin
                        dtwdun1 <= 0:
                        dtwdun2 <= 0;
                        dtwdun3 <= 0;
                        dtwdun4 <= 0;
                        dtwdun5 <= 0;
                        dtwdun6 <= 0:
                        dtwdun7 <= 0;
                        dtwdun8 <= 0;
                    end
if (ready) begin
  if (state == passive) begin
      vr_new_command <= 0;
       valid_compare <= 3;
      valid_done_f <= 0;
      training_done_f <= 0;
      if (~playback) begin
          if (store_count == 11) begin //if we're on the 12th sample
             we \leq = 1;
             vc enable <= I;
             a \le a + 1;
             store_count <= 0;
             start_sample <= a - 127; //128 behind current sample
              end_sample <= start_sample; //129 behind current sample -- we will consider the last 128 samples as "valid"
             to_filter <= from_ac97_data;
        mem_in <= from_filter[17:10];
         to_ac97_data <= mem_out;
          end
          else begin
              we \leq = 0;
              vc_enable <= 0;
              store_count <= store_count + I;</pre>
          end
      end
  end
   else if (state == active) begin
      vc_enable <= 0:
      if (~playback) begin
          if (store_count == 11)begin
             store count <= 0;
              if(a == end_sample | | a == start_sample) begin //handle the one clock of wait between changing states by allowing a to be end OR start_sample
                end_record_f <= 1; //start sending to dtw
                we \leq =0;
                a <= start_sample; //move up one so we can access entire stored sample
              end
              else begin
                 we <= 1;
                 a \le a + 1;
       to filter <= from ac97 data;
                 mem_in <= from_filter[17:10];
       to_ac97_data <= mem_out;
             end
          end
          else begin
              store_count <= store_count + I;</pre>
          end
       \quad \text{end} \quad
  end
```

end

```
if (state == to_dtw) begin
       valid_compare <= 3;
       we \leq = 0;
       end\_record\_f <= 0;
    valid_done_f <= 0; //overspecification
       if (a != end_sample) begin
           if (program_in) begin
             a \le a + 1;
             template_audio_out <= mem_out;
             temp_WE <= I;
           end
           else begin
             a \le a + 1;
              en <= I; //enable writing to DTW
             possible_match_out <= mem_out; //send the possible match down
           end
       end
       else if (!program_in && a == end_sample ) en <= 0;
       else if (program_in && a == end_sample) begin
         temp_WE <= 0;
         training_done_f <= 1;
       \quad \text{end} \quad
end
else if (state == valid_out) begin
    en <= 0;
   //build a 7->1 fan in comparator
  if (valid_compare == 3) begin
        minI_2 <= (distance_I < distance_2) ? 0 : 1; //signifies which is lesser
        min3_4 <= (distance_3 < distance_4) ? 0 : 1;
        min5 6 \le (distance 5 \le distance 6) ? 0 : 1;
        min7_8 \le (distance_7 \le distance_8) ? 0 : 1;
        valid_compare <= 2;
    end
    else if (valid_compare == 2) begin
        case({min1_2, min3_4})
           2'b00: min_so_far_I <= (distance_I < distance_3) ? 0 : 2;
           2'b11: min_so_far_1 <= (distance_2 < distance_4) ? 1 : 3;
           2'b01: min_so_far_1 <= (distance_1 < distance_4) ? 0 : 3;
           2'b10: min_so_far_I <= (distance_2 < distance_3) ? I : 2;
        endcase
        case ({min5_6, min7_8})
            2'b00: min_so_far_r <= (distance_5 < distance_7) ? 4 : 6;
           2'b11: min_so_far_r <= (distance_6 < distance_8) ? 5 : 7;
           2'b01: min_so_far_r <= (distance_5 < distance_8) ? 4 : 7;
           2'b10: min_so_far_r <= (distance_6 < distance_7) ? 5 : 6;
        endcase
        valid_compare <= 1;
    else if (valid_compare == I) begin
        case ({min_so_far_l, min_so_far_r})
            {3'b000,3'b100}: min_dist <= (distance_1 < distance_5) ? 0 : 4;
            {3'b001,3'b100}: min_dist <= (distance_2 < distance_5) ? 1 : 4;
            {3'b010,3'b100}: min_dist <= (distance_3 < distance_5) ? 2 : 4;
            {3'b011,3'b100}: min_dist <= (distance_4 < distance_5) ? 3 : 4;
            {3'b000,3'b101}: min_dist <= (distance_1 < distance_6) ? 0 : 5;
            {3'b001,3'b101}: min_dist <= (distance_2 < distance_6) ? 1 : 5;
            {3'b010,3'b101}: min_dist <= (distance_3 < distance_6) ? 2 : 5;
```

```
{3'b011,3'b101}: min_dist <= (distance_4 < distance_6) ? 3 : 5;
                     {3'b000,3'b110}: min_dist <= (distance_1 < distance_7) ? 0 : 6;
                     {3'b001,3'b110}: min_dist <= (distance_2 < distance_7) ? 1 : 6;
                     {3'b010,3'b110}: min_dist <= (distance_3 < distance_7) ? 2 : 6;
                     {3'b011,3'b110}: min_dist <= (distance_4 < distance_7) ? 3 : 6;
                     {3'b000,3'b111}: min_dist <= (distance_1 < distance_8) ? 0 : 7;
                     {3'b001,3'b111}: min_dist <= (distance_2 < distance_8) ? 1 : 7;
                     {3'b010,3'b111}: min_dist <= (distance_3 < distance_8) ? 2 : 7;
                     {3'b011,3'b111}: min_dist <= (distance_4 < distance_8) ? 3 : 7;
                 endcase
                 valid_compare <= 0;
            end
             else if (valid_compare == 0) begin
                 if (substate == to_letter) begin
                    to_letter_r <= min_dist;
                    valid_done_f <= I;
                 end
                 else if (substate == to_number) begin//hold the proper output high for I clocks
                    vr_new_command <= I;
                     vr_to_chess <= {from_letter_r, from_number_r, to_letter_r, min_dist};</pre>
                    valid\_done\_f \le I;
                 else if (substate == from_letter) begin
                    from\_letter\_r \le min\_dist;
                    valid_done_f <= 1;
                 else if (substate == from_number) begin
             rom_number_r <= min_dist;
                    valid_done_f <= I;</pre>
                 end
             end
         end
             end
endmodule
module mybram #(parameter LOGSIZE=14, WIDTH=1)
              (input wire [LOGSIZE-1:0] addr,
              input wire clk,
              input wire [WIDTH-1:0] din,
              output reg [WIDTH-1:0] dout,
              input wire we);
   // let the tools infer the right number of BRAMs
   (* ram_style = "block" *)
   reg [WIDTH-1:0] mem[(I < < LOGSIZE)-1:0];
  integer i;
   initial begin
      for (i = 0; i < 32; i = i + 1) begin
       mem[i] = 8'd0;
 end
  end
   always @ (posedge clk) begin
    if (we) mem[addr] <= din;
    dout <= mem[addr];
  end
endmodule
```

module valid_checker (input clk, input reset, input enable, input [7:0] in, output reg valid); //Throws an enable pulse if a valid audio sample is noted! reg [7:0] temp [255:0]; //holds data reg [7:0] temp_store; reg [19:0] sum_first; //sums the oldest 128 samples reg [19:0] sum_last; //sums the newest 128 samples reg [7:0] i; //indexes up to 256 reg [7:0] index; reg [7:0] top_index; reg clear_flag; //signals to hold valid high count reg [8:0] clear_count; //holds valid out for 2 clocks reg en_old; reg [7:0] abs_in; integer j; initial for(j = 0; $j \le 255$; j=j+1) //use for loop to zero out things whenever program or train is hit! //One clock delay on valid --> please note always @ (posedge clk) begin if (reset)begin $top_index <= 1;$ i <=0; index <= 128; valid ≤ 0 ; sum_first <= 0; sum_last <= 0; clear_flag <= 0; clear_count <= 255; else if (clear_flag) begin if (clear_count == 0) begin clear_count <= 255; clear_flag <= 0; temp[clear_count] <= 0; end else begin valid ≤ 0 : temp[clear_count] <= 0; clear_count <= clear_count -I;</pre> end end else begin en_old <= enable; if(enable && ∼en_old) begin i<=i+1; $top_index <= i+2;$ index <= i+129; temp[i] <= abs_in; sum_first <= (sum_first < temp[top_index] + temp[index]) ? 0 : sum_first - temp[top_index] + temp[index];//remove the oldest sample and shift over the middle sample sum_last <= (sum_last + abs_in < temp[index]) ? 0 : sum_last + abs_in - temp[index]; //add newest sample and remove the shifted one if (sum_first + $\{5'b00100, 9'b000000000\}$ < sum_last)begin //found empirically -- use 9'b000... sum_first <= 0: sum_last <= 0; top_index <= I; i <=0:

index <= 128; sum_first <= 0;

```
sum_last <= 0;
    valid <= 1;
    clear_flag <= 1;
    end
    else begin
    valid <= 0;
    end
end
end

always @ * begin
    if (in[7] == 1)
        abs_in = ~in + 1;//if negative, make positive
    else
        abs_in = in;
end
```

endmodule

Appendix G: Modified Lab 4 W/ Instantiated Modules + Debouncer Verilog

'default_nettype none // // Switch Debounce Module module debounce (input wire reset, clock, noisy, output reg clean reg [18:0] count; reg new; always @ (posedge clock) if (reset) begin count <= 0;new <= noisy; clean <= noisy; else if (noisy != new) begin // noisy input changed, restart the .01 sec clock new <= noisy; count <= 0;end else if (count == 270000) // noisy input stable for .01 secs, pass it along! clean <= new; else // waiting for .01 sec to pass count <= count+1;</pre> endmodule // // bi-directional monaural interface to AC97 module lab4audio (input wire clock_27mhz, input wire reset, input wire [4:0] volume, output wire [7:0] audio_in_data, input wire [7:0] audio_out_data, output wire ready, output reg audio_reset_b, // ac97 interface signals output wire ac97_sdata_out, input wire ac97_sdata_in, output wire ac97_synch, input wire ac97_bit_clock); wire [7:0] command_address; wire [15:0] command_data; wire command_valid;

wire [19:0] left_in_data, right_in_data; wire [19:0] left_out_data, right_out_data; // wait a little before enabling the AC97 codec

reg [9:0] reset_count;

```
always @ (posedge clock_27mhz) begin
    if (reset) begin
      audio_reset_b = 1'b0;
      reset\_count = 0;
    end else if (reset_count == 1023)
      audio_reset_b = I'bI;
    else
      reset_count = reset_count+1;
  end
  wire ac97_ready;
  ac97 ac97(.ready(ac97_ready),
            .command_address(command_address),
            .command_data(command_data),
            .command valid(command valid),
            .left_data(left_out_data), .left_valid(I'b1),
            .right_data(right_out_data), .right_valid(1'b1),
            .left_in_data(left_in_data), .right_in_data(right_in_data),
            .ac97_sdata_out(ac97_sdata_out),
            .ac97_sdata_in(ac97_sdata_in),
            .ac97_synch(ac97_synch),
            .ac97_bit_clock(ac97_bit_clock));
  // ready: one cycle pulse synchronous with clock_27mhz
  reg [2:0] ready_sync;
  always @ (posedge clock_27mhz) ready_sync <= {ready_sync[1:0], ac97_ready};
  assign ready = ready_sync[1] & ~ready_sync[2];
  reg [7:0] out_data;
  always @ (posedge clock_27mhz)
    if (ready) out_data <= audio_out_data;</pre>
  assign audio_in_data = left_in_data[19:12];
  assign left_out_data = {out_data, 12'b000000000000};
  assign right_out_data = left_out_data;
  // generate repeating sequence of read/writes to AC97 registers
  ac97commands cmds(.clock(clock_27mhz), .ready(ready),
                     .command_address(command_address),
                     .command_data(command_data),
                     .command_valid(command_valid),
                     .volume(volume),
                     .source(3'b000));
                                         // mic
endmodule
// assemble/disassemble AC97 serial frames
module ac97 (
  output reg ready,
  input wire [7:0] command_address,
  input wire [15:0] command_data,
  input wire command_valid,
  input wire [19:0] left_data,
  input wire left_valid,
  input wire [19:0] right_data,
  input wire right_valid,
  output reg [19:0] left_in_data, right_in_data,
  output reg ac97_sdata_out,
  input wire ac97_sdata_in,
  output reg ac97_synch,
  input wire ac97_bit_clock
);
  reg [7:0] bit_count;
  reg [19:0] l_cmd_addr;
  reg [19:0] |_cmd_data;
  reg [19:0] I_left_data, I_right_data;
  reg l_cmd_v, l_left_v, l_right_v;
```

initial begin

```
ready <= I'b0;
  // synthesis attribute init of ready is "0";
  ac97\_sdata\_out <= 1'b0;
  // synthesis attribute init of ac97_sdata_out is "0";
 ac97_synch <= 1'b0;
 // synthesis attribute init of ac97_synch is "0";
 bit_count <= 8'h00;
 // synthesis attribute init of bit_count is "0000";
 I_{cmd_v} \le I'b0;
 // synthesis attribute init of I_cmd_v is "0";
 I_left_v <= I'b0;
 // synthesis attribute init of I_left_v is "0";
 I_right_v <= I'b0;
 // synthesis attribute init of I right v is "0";
 left_in_data <= 20'h00000;
 // synthesis attribute init of left_in_data is "00000";
  right_in_data <= 20'h00000;
 // synthesis attribute init of right_in_data is "00000";
always @(posedge ac97_bit_clock) begin
 // Generate the sync signal
 if (bit_count == 255)
   ac97_synch <= I'bI;
  if (bit_count == 15)
   ac97_synch <= 1'b0;
 // Generate the ready signal
  if (bit_count == 128)
   ready <= I'bl;
  if (bit_count == 2)
   ready <= I'b0;
  // Latch user data at the end of each frame. This ensures that the
  // first frame after reset will be empty.
  if (bit_count == 255) begin
   l_cmd_addr <= {command_address, 12'h000};</pre>
   I_cmd_data <= {command_data, 4'h0};</pre>
   l_cmd_v <= command_valid;</pre>
   l_left_data <= left_data;</pre>
   l_left_v <= left_valid;</pre>
   l_right_data <= right_data;</pre>
   l_right_v <= right_valid;</pre>
  end
  if ((bit_count >= 0) && (bit_count <= 15))
   // Slot 0: Tags
    case (bit_count[3:0])
     4'h0: ac97_sdata_out <= I'bI; // Frame valid
      4'h1: ac97_sdata_out <= I_cmd_v; // Command address valid
      4'h2: ac97_sdata_out <= I_cmd_v; // Command data valid
      4'h3: ac97_sdata_out <= I_left_v; // Left data valid
      4'h4: ac97_sdata_out <= I_right_v; // Right data valid
      default: ac97_sdata_out <= I'b0;
    endcase
  else if ((bit_count >= 16) && (bit_count <= 35))
    // Slot 1: Command address (8-bits, left justified)
    ac97_sdata_out <= I_cmd_v ? I_cmd_addr[35-bit_count] : I'b0;</pre>
  else if ((bit_count >= 36) && (bit_count <= 55))
   // Slot 2: Command data (16-bits, left justified)
   ac97_sdata_out <= I_cmd_v ? I_cmd_data[55-bit_count] : I'b0;</pre>
  else if ((bit_count >= 56) && (bit_count <= 75)) begin
   // Slot 3: Left channel
    ac97_sdata_out <= |_left_v ? |_left_data[19] : 1'b0;
   | | left_data <= { | left_data[18:0], | left_data[19] };</pre>
  end
```

```
else if ((bit_count >= 76) && (bit_count <= 95))
      // Slot 4: Right channel
      ac97_sdata_out <= I_right_v ? I_right_data[95-bit_count] : I'b0;
      ac97_sdata_out <= 1'b0;
    bit_count <= bit_count+1;</pre>
  end // always @ (posedge ac97_bit_clock)
  always @(negedge ac97_bit_clock) begin
    if ((bit_count >= 57) && (bit_count <= 76))
      // Slot 3: Left channel
      left_in_data <= { left_in_data[18:0], ac97_sdata_in };</pre>
    else if ((bit_count >= 77) && (bit_count <= 96))
      // Slot 4: Right channel
      right_in_data <= { right_in_data[18:0], ac97_sdata_in };</pre>
  end
endmodule
// issue initialization commands to AC97
module ac97commands (
  input wire clock,
  input wire ready,
  output wire [7:0] command_address,
  output wire [15:0] command_data,
  output reg command_valid,
  input wire [4:0] volume,
  input wire [2:0] source
);
  reg [23:0] command;
  reg [3:0] state;
  initial begin
    command \leq 4'h0;
    // synthesis attribute init of command is "0";
    command_valid <= 1'b0;
    // synthesis attribute init of command_valid is "0";
    state <= 16'h0000;
    // synthesis attribute init of state is "0000";
  assign command_address = command[23:16];
  assign command_data = command[15:0];
  wire [4:0] vol;
  assign vol = 31-volume; // convert to attenuation
  always @(posedge clock) begin
    if (ready) state <= state+1;
    case (state)
      4'h0: // Read ID
        begin
          command <= 24'h80_0000;
          command valid <= I'b1;
        end
      4'h1: // Read ID
        command <= 24'h80_0000;
      4'h3: // headphone volume
        command <= { 8'h04, 3'b000, vol, 3'b000, vol };
      4'h5: // PCM volume
        command <= 24'h18_0808;
      4'h6: // Record source select
        command <= { 8'hIA, 5'b00000, source, 5'b00000, source};
      4'h7: // Record gain = max
        command <= 24'hIC_0F0F;
      4'h9: // set +20db mic gain
        command <= 24'h0E_8048;
```

```
4'hA: // Set beep volume
      command <= 24'h0A_0000;
     4'hB: // PCM out bypass mix1
      command <= 24'h20_8000;
     default:
      command <= 24'h80_0000;
   endcase // case(state)
 end // always @ (posedge clock)
endmodule // ac97commands
// generate PCM data for 750hz sine wave (assuming f(ready) = 48khz)
module tone750hz (
 input wire clock,
 input wire ready,
 output reg [19:0] pcm_data
  reg [8:0] index;
  initial begin
     index <= 8'h00;
     // synthesis attribute init of index is "00";
     pcm_{data} \le 20'h00000;
     // synthesis attribute init of pcm_data is "00000";
  always @ (posedge clock) begin
     if (ready) index <= index+1;
  end
  // one cycle of a sinewave in 64 20-bit samples
  always @ (index) begin
     case (index[5:0])
       6'h00: pcm_data \le 20'h00000;
       6'h01: pcm_data \le 20'h0C8BD;
       6'h02: pcm_data <= 20'h18F8B;
       6'h03: pcm_data <= 20'h25280;
       6'h04: pcm_data \le 20'h30FBC;
       6'h05: pcm_data <= 20'h3C56B;
       6'h06: pcm_data <= 20'h47ICE;
       6'h07: pcm_data <= 20'h5133C;
       6'h08: pcm_data <= 20'h5A827;
       6'h09: pcm_data <= 20'h62F20;
       6'h0A: pcm_data <= 20'h6A6D9;
       6'h0B: pcm_data <= 20'h70E2C;
       6'h0C: pcm_data <= 20'h7641A;
       6'h0D: pcm_data <= 20'h7A7D0;
       6'h0E: pcm_data <= 20'h7D8A5;
       6'h0F: pcm_data <= 20'h7F623;
       6'h10: pcm_data <= 20'h7FFFF;
       6'h11: pcm_data <= 20'h7F623;
       6'h12: pcm_data <= 20'h7D8A5;
       6'h13: pcm_data <= 20'h7A7D0;
       6'h14: pcm_data <= 20'h7641A;
       6'h15: pcm_data <= 20'h70E2C;
       6'h16: pcm_data <= 20'h6A6D9;
       6'h17: pcm_data <= 20'h62F20;
       6'h18: pcm_data <= 20'h5A827;
       6'h19: pcm_data <= 20'h5133C;
       6'h1A: pcm_data <= 20'h471CE;
       6'h1B: pcm_data <= 20'h3C56B;
       6'hIC: pcm_data <= 20'h30FBC;
       6'h1D: pcm_data <= 20'h25280;
       6'h1E: pcm_data <= 20'h18F8B;
```

```
6'h1F: pcm_data <= 20'h0C8BD;
       6'h20: pcm_data \le 20'h00000;
       6'h21: pcm_data <= 20'hF3743;
       6'h22: pcm_data <= 20'hE7075;
       6'h23: pcm_data <= 20'hDAD80;
       6'h24: pcm_data <= 20'hCF044;
       6'h25: pcm_data <= 20'hC3A95;
       6'h26: pcm_data <= 20'hB8E32;
       6'h27: pcm_data <= 20'hAECC4;
       6'h28: pcm_data <= 20'hA57D9;
       6'h29: pcm_data <= 20'h9D0E0;
       6'h2A: pcm_data <= 20'h95927;
       6'h2B: pcm_data <= 20'h8FID4;
       6'h2C: pcm_data <= 20'h89BE6;
       6'h2D: pcm_data <= 20'h85830;
       6'h2E: pcm_data <= 20'h8275B;
       6'h2F: pcm_data <= 20'h809DD;
       6'h30: pcm_data <= 20'h80000;
       6'h31: pcm_data \le 20'h809DD;
       6'h32: pcm_data <= 20'h8275B;
       6'h33: pcm_data <= 20'h85830;
       6'h34: pcm_data <= 20'h89BE6;
       6'h35: pcm_data <= 20'h8FID4;
       6'h36: pcm_data <= 20'h95927;
       6'h37: pcm_data <= 20'h9D0E0;
       6'h38: pcm_data <= 20'hA57D9;
       6'h39: pcm_data <= 20'hAECC4;
       6'h3A: pcm_data <= 20'hB8E32;
       6'h3B: pcm_data <= 20'hC3A95;
       6'h3C: pcm_data \le 20'hCF044;
       6'h3D: pcm_data <= 20'hDAD80;
       6'h3E: pcm_data <= 20'hE7075;
       6'h3F: pcm_data <= 20'hF3743;
     endcase // case(index[5:0])
  end // always @ (index)
// 6.111 FPGA Labkit -- Template Toplevel Module
// For Labkit Revision 004
// Created: October 31, 2004, from revision 003 file
// Author: Nathan Ickes, 6.111 staff
module lab4(
 // Remove comment from any signals you use in your design!
 output wire /*beep,*/ audio_reset_b, ac97_synch, ac97_sdata_out,
 input wire ac97_bit_clock, ac97_sdata_in,
 // VGA
 output wire [7:0] vga_out_red, vga_out_green, vga_out_blue,
 output wire vga_out_sync_b, vga_out_blank_b, vga_out_pixel_clock, vga_out_hsync, vga_out_vsync,
 // NTSC OUT
 output wire [9:0] tv_out_ycrcb,
 output wire tv_out_reset_b, tv_out_clock, tv_out_i2c_clock, tv_out_i2c_data,
 output wire tv_out_pal_ntsc, tv_out_hsync_b, tv_out_vsync_b, tv_out_blank_b,
 output wire tv_out_subcar_reset;
```

```
// NTSC IN
input wire [19:0] tv_in_ycrcb,
input wire tv_in_data_valid, tv_in_line_clock1, tv_in_line_clock2, tv_in_aef, tv_in_hff, tv_in_aff,
output wire tv_in_i2c_dock, tv_in_fifo_read, tv_in_fifo_clock, tv_in_iso, tv_in_reset_b, tv_in_clock,
inout wire tv_in_i2c_data,
*/
// ZBT RAMS
inout wire [35:0] ram0_data,
output wire [18:0] ram0_address,
output wire ram0_adv_ld, ram0_clk, ram0_cen_b, ram0_ce_b, ram0_oe_b, ram0_we_b,
output wire [3:0] ram0_bwe_b,
inout wire [35:0]ram1_data,
output wire [18:0]ram1_address,
output wire raml_adv_ld, raml_clk, raml_cen_b, raml_ce_b, raml_oe_b, raml_we_b,
output wire [3:0] ram1_bwe_b,
input wire clock_feedback_in,
output wire clock_feedback_out,
// FLASH
inout wire [15:0] flash_data,
output wire [23:0] flash_address,
output wire flash_ce_b, flash_oe_b, flash_we_b, flash_reset_b, flash_byte_b,
input wire flash_sts,
// RS232
output wire rs232_txd, rs232_rts,
input wire rs232_rxd, rs232_cts,
// PS2
input wire mouse_clock, mouse_data, keyboard_clock, keyboard_data,
// FLUORESCENT DISPLAY
output wire disp_blank, disp_clock, disp_rs, disp_ce_b, disp_reset_b,
input wire disp_data_in,
output wire disp_data_out,
// BUTTONS, SWITCHES, LEDS
//input wire button0,
//input wire button1,
//input wire button2,
//input wire button3,
input wire button_enter,
//input wire button_right,
//input wire button_left,
input wire button_down,
input wire button_up,
input wire [7:0] switch,
output wire [7:0] led,
// USER CONNECTORS, DAUGHTER CARD, LOGIC ANALYZER
//inout wire [31:0] user1,
//inout wire [31:0] user2,
//inout wire [31:0] user3,
//inout wire [31:0] user4,
//inout wire [43:0] daughtercard,
output wire [15:0] analyzerl_data, output wire analyzerl_clock,
```

```
//output wire [15:0] analyzer2_data, output wire analyzer2_clock,
output wire [15:0] analyzer3_data, output wire analyzer3_clock,
//output wire [15:0] analyzer4_data, output wire analyzer4_clock,
// SYSTEM ACE
inout wire [15:0] systemace_data,
output wire [6:0] systemace_address,
output wire systemace_ce_b, systemace_we_b, systemace_oe_b,
input wire systemace_irq, systemace_mpbrdy,
// CLOCKS
//input wire clock1,
//input wire clock2,
input wire clock_27mhz
 //
 // Reset Generation
 // A shift register primitive is used to generate an active-high reset
 // signal that remains high for 16 clock cycles after configuration finishes
 // and the FPGA's internal clocks begin toggling.
 SRL16 #(.INIT(16'hFFFF)) reset_sr(.D(1'b0), .CLK(clock_27mhz), .Q(reset),
                                   .AO(1'b1), .A1(1'b1), .A2(1'b1), .A3(1'b1));
 wire [7:0] from_ac97_data, to_ac97_data;
 wire ready;
 // allow user to adjust volume
 wire vup,vdown;
 reg_old_vup,old_vdown;
 debounce bup(.reset(reset),.clock(clock_27mhz),.noisy(~button_up),.clean(vup));
 debounce bdown(.reset(reset),.clock(clock_27mhz),.noisy(~button_down),.clean(vdown));
 reg [4:0] volume;
 always @ (posedge clock_27mhz) begin
   if (reset) volume <= 5'd8;
   else begin
           if (vup & \simold_vup & volume != 5'd31) volume <= volume+1;
           if (vdown & ~old_vdown & volume != 5'd0) volume <= volume-1;
   old vup <= vup;
   old_vdown <= vdown;
 end
lab4audio a(clock_27mhz, reset, volume, from_ac97_data, to_ac97_data, ready,
                  audio_reset_b, ac97_sdata_out, ac97_sdata_in,
                   ac97_synch, ac97_bit_clock);
 // push ENTER button to record, release to playback
 debounce benter(.reset(reset),.clock(clock_27mhz),.noisy(button_enter),.clean(playback));
 // switch 0 up for filtering, down for no filtering
 wire filter;
 debounce sw0(.reset(reset),.clock(clock_27mhz),.noisy(switch[0]),.clean(filter));
// light up LEDs when recording, show volume during playback.
 // led is active low
 //assign led = playback ? \sim{filter,2'b00, volume} : \sim{filter,7'hFF};
 wire ledd;
           wire valid;
```

```
assign led[7:1] = 7'hFF;
          assign led[0] = \sim ledd;
// record module
          wire [25:0] distance_I;
          wire DTW_done_I;
          wire [25:0] distance_2;
          wire DTW_done_2;
          wire [25:0] distance_3;
          wire DTW_done_3;
          wire [25:0] distance_4;
          wire DTW_done_4;
          wire [25:0] distance_5;
          wire DTW_done_5;
          wire [25:0] distance_6;
          wire DTW_done_6;
          wire [25:0] distance_7;
          wire DTW_done_7;
          wire [25:0] distance_8;
          wire DTW_done_8;
          wire [7:0] possible_match_out;
          wire [7:0] template_audio_out;
          wire en_out;
          wire temp_WE;
          wire vr_new_command;
          wire [11:0] vr_to_chess;
          wire [2:0] word_out;
          wire category_in;
          wire category_out;
          wire [2:0] state_out;
          wire en_out_sc;
          wire [7:0] audio_out_sc;
          wire cat_out_sc;
          wire [7:0] train_audio_out;
          wire train_I;
          wire train_2;
          wire train_3;
          wire train_4;
          wire train_5;
          wire train_6;
          wire train_7;
```

wire train_8;

```
wire [7:0] mem_in;
                                wire [7:0] mem_out;
                                wire we_debug;
                                wire [10:0] address_out;
                                wire [2:0] substate_out;
                                wire [11:0] vr_newcommandh = (vr_new_command) ? vr_to_chess : vr_newcommandh;
                                recorder r(.dock(clock_27mhz), .reset(reset),.word_in(switch[2:0]), .IED_TO_RECORD(ledd), .playback(playback), .ready(ready), .from_ac97_data(from_ac97_data),
                                                                  .category_in(switch[5]), .program_in(switch[7]), .distance_3(distance_3),.DTW_done_3(DTW_done_3),
                                                                  . distance\_2 (distance\_2), DTW\_done\_2 (DTW\_done\_2), . distance\_1 (distance\_1), . DTW\_done\_1 (DTW\_done\_1), . distance\_2 (distance\_1), . DTW\_done\_1 (DTW\_done\_1), . distance\_2 (distance\_2), . DTW\_done\_2 (DTW\_done\_2), . distance\_3 (distance\_1), . DTW\_done\_4 (DTW\_done\_1), . distance\_6 (distance\_1), . DTW\_done\_1 (DTW\_done\_1), . distance\_1 (distance\_1), . DTW\_done\_1 (DTW\_done\_1), . distance\_2 (DTW\_done\_2), . distance\_3 (DTW\_done\_2), . distance\_4 (DTW\_done\_1), . distance\_6 (DTW\_done\_1), . distance\_8 (DTW\_done\_1), . distance\_8 (DTW\_done\_1), . distance\_9 (DTW\_don
                                                                  . distance\_4 (distance\_4), DTW\_done\_4 (DTW\_done\_4), . distance\_5 (distance\_5), DTW\_done\_5 (DTW\_done\_5), \\
                                                                  .distance_6(distance_6),.DTW_done_6(DTW_done_6),.distance_8(distance_8),.DTW_done_8(DTW_done_8),
                                                                  . distance\_7 (distance\_7), .DTW\_done\_7 (DTW\_done\_7), \\
                                                                  .possible_match_out(possible_match_out), .template_audio_out(template_audio_out),
                                                                  .category_out(category_out), .word_out(word_out), .en(en_out), .temp_WE(temp_WE), .vr_new_command(vr_new_command),
                                                                  .vr\_to\_chess(vr\_to\_chess), .state\_out(state\_out), .substate\_out(substate\_out), .valid\_disp(valid), .to\_ac97\_data(to\_ac97\_data)) \ ;
                                    shift_connector sc(
                                                                                                   .clock(clock_27mhz), .reset(reset), .cat_in(category_out),.word_in(word_out),
                                                                                                                                                                                                                                                                          .train_in(temp_WE), .train_audio_in(template_audio_out),
                                                                                                                                                                                                                                                                          .en_in(en_out), .audio_in(possible_match_out),
                                                                                                                                                                                                                                                                          .en_out(en_out_sc), .audio_out(audio_out_sc),
                                                                                                                                                                                                                                                                          . cat\_out(cat\_out\_sc), \ . train\_audio\_out(train\_audio\_out), \\
                                                                                                                                                                                                                                                                          .train_1(train_1), .train_2(train_2), .train_3(train_3),
.train_4(train_4),
                                                                                                                                                                                                                                                                         .train_5(train_5), .train_6(train_6), .train_7(train_7),
.train_8(train_8));
                                dtw_engine2 de0(.clock(clock_27mhz),
                                                                                                                                                                      .reset(reset),
                                                                                                                                                                      .train_in(train_audio_out),
                                                                                                                                                                      .train(train_I),
                                                                                                                                                                      .en(en_out_sc),
```

```
.audio_in(audio_out_sc),
                                            .category(cat_out_sc) , //I bit toggle for category
                                            .distance(distance_I),
                                            .DTW_done(DTW_done_I));
dtw_engine2 del(.clock(clock_27mhz),
                                            .reset(reset),
                                            .train_in(train_audio_out),
                                            .train(train_2),
                                            .en(en_out_sc),
                                            .audio_in(audio_out_sc),
                                            .category(cat_out_sc) , //I bit toggle for category
                                            .distance(distance_2),
                                            .DTW_done(DTW_done_2));
dtw_engine2 de2(.clock(clock_27mhz),
                                            .reset(reset),
                                            .train_in(train_audio_out),
                                            .train(train_3),
                                            .en(en_out_sc),
                                            .audio_in(audio_out_sc),
                                            .category(cat_out_sc) , //I bit toggle for category
                                            .distance(distance_3),
                                            .DTW_done(DTW_done_3));
dtw_engine2 de3(.clock(clock_27mhz),
                                            .reset(reset),
                                            .train_in(train_audio_out),
                                            .train(train_4),
                                            .en(en_out_sc),
                                            .audio_in(audio_out_sc),
                                            .category(cat_out_sc) , //I bit toggle for category
                                            .distance(distance_4),
                                            .DTW_done(DTW_done_4));
dtw_engine2 de4(.clock(clock_27mhz),
                                            .reset(reset),
                                            .train_in(train_audio_out),
                                            .train(train_5),
                                            .en(en_out_sc),
                                            .audio_in(audio_out_sc),
.category(cat_out_sc) , //I bit toggle for category
                                            .distance(distance_5),
                                            .DTW_done(DTW_done_5));
dtw_engine2 de5(.clock(clock_27mhz),
                                            .reset(reset),
                                            .train_in(train_audio_out),
                                            .train(train_6),
                                            .en(en_out_sc),
                                            .audio_in(audio_out_sc),
                                            .category(cat_out_sc), //I bit toggle for category
                                            .distance(distance_6),
                                            .DTW_done(DTW_done_6));
dtw_engine2 de6(.clock(clock_27mhz),
                                            .reset(reset),
                                            .train_in(train_audio_out),
```

.train(train_7),

```
.en(en_out_sc),
                                                                   .audio_in(audio_out_sc),
                                                                   .category(cat_out_sc) , //I bit toggle for category
                                                                   .distance(distance_7),
                                                                   .DTW_done(DTW_done_7));
                           dtw_engine2 de7(.clock(clock_27mhz),
                                                                   .reset(reset),
                                                                   .train_in(train_audio_out),
                                                                   .train(train_8),
                                                                   .en(en_out_sc),
                                                                   .audio_in(audio_out_sc),
                                                                   .category(cat_out_sc), //I bit toggle for category
                                                                   .distance(distance_8),
                                                                   .DTW done(DTW done 8));
             display_16hex disp(.reset(reset), .clock_27mhz(dock_27mhz), .data({1'b0,state_out,1'b0, substate_out, 40'h0000000000,1'b0, vr_newcommandh[11:9], 1'b0,
vr_newcommandh[8:6], 1'b0, vr_newcommandh[5:3], 1'b0, vr_newcommandh[2:0]}),
                           .disp_blank(disp_blank), .disp_clock(disp_clock), .disp_rs(disp_rs), .disp_ce_b(disp_ce_b),
                           .disp_reset_b(disp_reset_b), .disp_data_out(disp_data_out));
   // output useful things to the logic analyzer connectors
   assign analyzerl_clock = clock_27mhz;
   //assign analyzerl_data[0] = valid;
   //assign analyzerl_data[7:0] = template_audio_out;
   assign analyzerI_data[15:0] = {3'b000, vr_new_command, vr_to_chess};
   //assign analyzerl_data[3] = ac97_synch;
   //assign analyzerl_data[15:3] = 0;
   assign analyzer3_clock = clock_27mhz;
// assign analyzer3_clock = clock_27mhz;
   assign analyzer3_data = {state_out, address_out, 2'b00};
endmodule
//
// 6.111 FPGA Labkit -- Hex display driver
//
// File: display_16hex.v
// Date: 24-Sep-05
// Created: April 27, 2004
// Author: Nathan Ickes
// 24-Sep-05 lke: updated to use new reset-once state machine, remove clear
// 28-Nov-06 CIT: fixed race condition between CE and RS (thanks Javier!)
// This verilog module drives the labkit hex dot matrix displays, and puts
// up 16 hexadecimal digits (8 bytes). These are passed to the module
// through a 64 bit wire ("data"), asynchronously.
//
module display_16hex (reset, clock_27mhz, data,
                           disp_blank, disp_clock, disp_rs, disp_ce_b,
                          disp_reset_b, disp_data_out);
   input reset, clock_27mhz; // clock and reset (active high reset)
                                       // 16 hex nibbles to display
   input [63:0] data;
   output disp_blank, disp_clock, disp_data_out, disp_rs, disp_ce_b,
```

disp_reset_b;

```
reg disp_data_out, disp_rs, disp_ce_b, disp_reset_b;
// Display Clock
// Generate a 500kHz clock for driving the displays.
reg [4:0] count;
reg [7:0] reset_count;
reg clock;
wire dreset;
always @ (posedge clock_27mhz)
 begin
         if (reset)
          begin
             count = 0;
             clock = 0;
          end
         else if (count == 26)
          begin
             dock = \sim clock;
            count = 5'h00;
          end
         else
          count = count+I;
 end
always @ (posedge clock_27mhz)
 if (reset)
   reset_count <= 100;
   reset_count <= (reset_count==0) ? 0 : reset_count-I;</pre>
assign dreset = (reset_count != 0);
assign disp_clock = ~clock;
// Display State Machine
//
// FSM state
reg [7:0] state;
reg [9:0] dot_index;
                               // index to current dot being clocked out
reg [31:0] control;
                               // control register
reg [3:0] char_index; // index of current character
reg [39:0] dots;
                               // dots for a single digit
reg [3:0] nibble;
                               // hex nibble of current character
assign disp_blank = I'b0; // low <= not blanked
always @ (posedge clock)
 if (dreset)
   begin
          state <= 0;
          dot_index <= 0;
          control <= 32'h7F7F7F7F;
   end
 else
   casex (state)
          8'h00:
           begin
```

```
// Reset displays
    disp_data_out <= 1'b0;
    disp_rs <= 1'b0; // dot register
    disp_ce_b <= I'bI;
    disp_reset_b <= 1'b0;
    dot_index <= 0;
    state <= state+1;
 end
8'h01:
 begin
    // End reset
    disp_reset_b <= I'bI;
    state <= state+1;
 end
8'h02:
 begin
    // Initialize dot register (set all dots to zero)
    disp_ce_b <= 1'b0;
    disp_data_out <= 1'b0; // dot_index[0];
    if (dot_index == 639)
            state <= state+1;
    else
            dot_index <= dot_index+1;</pre>
 end
8'h03:
 begin
    // Latch dot data
    disp_ce_b <= I'bI;
    dot_index <= 31;
                                       // re-purpose to init ctrl reg
    disp_rs <= I'bI; // Select the control register
    state <= state+I;</pre>
 end
8'h04:
 begin
    // Setup the control register
    disp_ce_b <= 1'b0;
    disp_data_out <= control[31];</pre>
    control <= {control[30:0], 1'b0}; // shift left
    if (dot_index == 0)
            state <= state+1;
    else
            dot_index <= dot_index-I;</pre>
 end
8'h05:
 begin
    // Latch the control register data / dot data
    disp_ce_b <= I'bI;
    dot_index <= 39;
                                        // init for single char
    char_index <= 15;
                                       // start with MS char
    state <= state+1;
    disp_rs <= 1'b0;
                                       // Select the dot register
 end
8'h06:
 begin
    // Load the user's dot data into the dot reg, char by char
    disp\_ce\_b \le I'b0;
    disp_data_out <= dots[dot_index]; // dot data from msb
    if (dot_index == 0)
      if (char_index == 0)
        state <= 5;
                                                      // all done, latch data
            else
            begin
```

```
char_index <= char_index - I;</pre>
                                             // goto next char
                  dot_index <= 39;
                 dot_index <= dot_index-I; // else loop thru all dots
         end
  endcase
always @ (data or char_index)
 case (char_index)
  4'h0:
                 nibble \leq data[3:0];
                 nibble \leq data[7:4];
  4'h1:
                 nibble <= data[11:8];
  4'h2:
  4'h3:
                 nibble <= data[15:12];
  4'h4:
                 nibble <= data[19:16];
                nibble <= data[23:20];
  4'h5:
  4'h6:
                 nibble \leq data[27:24];
  4'h7:
                 nibble <= data[31:28];
  4'h8:
                 nibble <= data[35:32];
  4'h9:
                 nibble <= data[39:36];
  4'hA:
                nibble \leq data[43:40];
                nibble \leq data[47:44];
  4'hB:
  4'hC:
                 nibble <= data[51:48];
  4'hD:
                 nibble <= data[55:52];
  4'hE:
                 nibble <= data[59:56];
  4'hF:
                 nibble \leq data[63:60];
 endcase
always @ (nibble)
 case (nibble)
  4'h0: dots <= 40'b00111110_01010001_01001001_01000101_00111110;
  4'h2: dots \le 40'b01100010_01010001_01001001_01001001_01000110;
  4'h4: dots <= 40'b00011000_00010100_00010010_01111111_00010000;
  4'h5: dots <= 40'b00100111_01000101_01000101_01000101_00111001;
  4'h6: dots <= 40'b00111100_01001010_01001001_01001001_00110000;
  4'h9: dots <= 40'b00000110_01001001_01001001_00101001_00011110;
  4'hC: dots <= 40'b00111110_01000001_01000001_01000001_00100010;
  4'hD: dots <= 40'b01111111_01000001_01000001_01000001_00111110;
  4'hE: dots <= 40'b01111111_01001001_01001001_01001001_01000001;
  endcase
```

end module

Appendix H: Labkit File for Chess System

```
////////
//
// Pushbutton Debounce Module (video version)
////////
module debounce (input reset, clock, noisy,
             output reg clean);
  reg [19:0] count;
  reg new;
  always @(posedge clock)
    if (reset) begin new <= noisy; clean <= noisy; count <= 0; end
    else if (noisy != new) begin new <= noisy; count <= 0; end
    else if (count == 650000) clean <= new;</pre>
    else count <= count+1;
endmodule
////////
//
// 6.111 FPGA Labkit -- Template Toplevel Module
//
// For Labkit Revision 004
//
//
// Created: October 31, 2004, from revision 003 file
// Author: Nathan Ickes
//
////////
// CHANGES FOR BOARD REVISION 004
//
// 1) Added signals for logic analyzer pods 2-4.
// 2) Expanded "tv in ycrcb" to 20 bits.
// 3) Renamed "tv out data" to "tv out i2c data" and "tv out sclk" to
    "tv out i2c clock".
//
// 4) Reversed disp data in and disp data out signals, so that "out" is
an
//
     output of the FPGA, and "in" is an input.
//
// CHANGES FOR BOARD REVISION 003
//
// 1) Combined flash chip enables into a single signal, flash ce b.
// CHANGES FOR BOARD REVISION 002
// 1) Added SRAM clock feedback path input and output
```

```
// 2) Renamed "mousedata" to "mouse data"
// 3) Renamed some ZBT memory signals. Parity bits are now incorporated
into
//
     the data bus, and the byte write enables have been combined into
the
//
     4-bit ram# bwe b bus.
// 4) Removed the "systemace clock" net, since the SystemACE clock is
now
     hardwired on the PCB to the oscillator.
//
//
////////
//
// Complete change history (including bug fixes)
//
// 2005-Sep-09: Added missing default assignments to "ac97 sdata out",
//
               "disp data out", "analyzer[2-3] clock" and
//
               "analyzer[2-3] data".
//
// 2005-Jan-23: Reduced flash address bus to 24 bits, to match 128Mb
devices
               actually populated on the boards. (The boards support
//
up to
               256Mb devices, with 25 address lines.)
//
//
// 2004-Oct-31: Adapted to new revision 004 board.
// 2004-May-01: Changed "disp data in" to be an output, and gave it a
default
               value. (Previous versions of this file declared this
//
port to
//
              be an input.)
//
// 2004-Apr-29: Reduced SRAM address busses to 19 bits, to match 18Mb
devices
               actually populated on the boards. (The boards support
//
up to
               72Mb devices, with 21 address lines.)
//
//
// 2004-Apr-29: Change history started
////////
module labkit
               (beep, audio reset b, ac97 sdata out, ac97 sdata in,
ac97 synch,
             ac97 bit clock,
             vga out red, vga out green, vga out blue, vga out sync b,
             vga out blank b, vga out pixel clock, vga out hsync,
             vga out vsync,
             tv out ycrcb, tv out reset b, tv out clock,
tv out i2c clock,
             tv out i2c data, tv out pal ntsc, tv out hsync b,
             tv out vsync b, tv out blank b, tv out subcar reset,
```

```
tv in ycrcb, tv in data valid, tv in line clock1,
               tv in line clock2, tv in aef, tv in hff, tv in aff,
               tv_in_i2c_clock, tv_in_i2c_data, tv_in_fifo read,
               tv in fifo clock, tv in iso, tv in reset b, tv in clock,
               ram0 data, ram0 address, ram0 adv ld, ram0 clk,
ram0 cen b,
               ram0 ce b, ram0 oe b, ram0 we b, ram0 bwe b,
               ram1 data, ram1 address, ram1 adv ld, ram1 clk,
ram1 cen b,
               ram1 ce b, ram1 oe b, ram1 we b, ram1 bwe b,
               clock feedback out, clock feedback in,
               flash data, flash address, flash ce b, flash oe b,
flash_we_b,
               flash reset b, flash sts, flash byte b,
               rs232 txd, rs232 rxd, rs232 rts, rs232 cts,
               mouse clock, mouse data, keyboard clock, keyboard data,
               clock 27mhz, clock1, clock2,
               disp blank, disp data out, disp clock, disp rs,
disp ce b,
               disp reset b, disp data in,
               button0, button1, button2, button3, button enter,
button right,
              button left, button down, button up,
               switch,
               led,
               user1, user2, user3, user4,
               daughtercard,
               systemace data, systemace address, systemace ce b,
               systemace we b, systemace oe b, systemace irq,
systemace mpbrdy,
               analyzer1 data, analyzer1 clock,
               analyzer2 data, analyzer2 clock,
               analyzer3 data, analyzer3 clock,
               analyzer4 data, analyzer4 clock);
   output beep, audio reset b, ac97 synch, ac97 sdata out;
   input ac97 bit clock, ac97_sdata_in;
   output [7:0] vga out red, vga out green, vga out blue;
   output vga out sync b, vga out blank b, vga out pixel clock,
         vga out hsync, vga out vsync;
```

```
output [9:0] tv out ycrcb;
   output tv out reset b, tv out clock, tv out i2c clock,
tv out i2c data,
         tv out pal ntsc, tv out hsync b, tv out vsync b,
tv out blank b,
         tv out subcar reset;
   input [19:0] tv in ycrcb;
   input tv in data valid, tv in line clock1, tv in line clock2,
tv in aef,
         tv in hff, tv in aff;
   output tv in i2c clock, tv in fifo read, tv in fifo clock,
tv in iso,
         tv in reset b, tv in clock;
   inout tv in i2c data;
   inout [35:0] ram0 data;
   output [18:0] ram0 address;
   output ram0 adv ld, ram0 clk, ram0 cen b, ram0 ce b, ram0 oe b,
ram0 we b;
  output [3:0] ram0 bwe b;
  inout [35:0] ram1 data;
   output [18:0] ram1 address;
   output ram1 adv ld, ram1 clk, ram1 cen b, ram1 ce b, ram1 oe b,
ram1 we b;
  output [3:0] ram1 bwe b;
   input clock feedback in;
   output clock_feedback_out;
   inout [15:0] flash data;
   output [23:0] flash address;
   output flash ce b, flash oe b, flash we b, flash reset b,
flash byte b;
   input flash sts;
   output rs232 txd, rs232 rts;
   input rs232 rxd, rs232 cts;
   input mouse clock, mouse data, keyboard clock, keyboard data;
   input clock 27mhz, clock1, clock2;
   output disp blank, disp_clock, disp_rs, disp_ce_b, disp_reset_b;
   input disp data in;
   output disp_data out;
   input button0, button1, button2, button3, button enter,
button right,
         button left, button down, button up;
   input [7:0] switch;
   output [7:0] led;
   inout [31:0] user1, user2, user3, user4;
   inout [43:0] daughtercard;
```

```
inout [15:0] systemace data;
  output [6:0] systemace address;
  output systemace ce b, systemace we b, systemace oe b;
  input systemace irq, systemace mpbrdy;
  output [15:0] analyzer1 data, analyzer2 data, analyzer3 data,
              analyzer4 data;
  output analyzer1 clock, analyzer2 clock, analyzer3 clock,
analyzer4 clock;
/////
  //
  // I/O Assignments
  //
// Audio Input and Output
  assign beep= 1'b0;
  assign audio reset b = 1'b0;
  assign ac97_synch = 1'b0;
  assign ac97 sdata out = 1'b0;
  // ac97 sdata in is an input
  // Video Output
  assign tv_out_ycrcb = 10'h0;
  assign tv_out_reset_b = 1'b0;
  assign tv_out_clock = 1'b0;
  assign tv out i2c clock = 1'b0;
  assign tv out i2c data = 1'b0;
  assign tv out pal ntsc = 1'b0;
  assign tv out hsync b = 1'b1;
  assign tv out vsync b = 1'b1;
  assign tv_out_blank b = 1'b1;
  assign tv out subcar reset = 1'b0;
  // Video Input
  assign tv in i2c clock = 1'b0;
  assign tv in fifo read = 1'b0;
  assign tv_in_fifo_clock = 1'b0;
  assign tv in iso = 1'b0;
  assign tv_in_reset b = 1'b0;
  assign tv in clock = 1'b0;
  assign tv in i2c data = 1'bZ;
  // tv in_ycrcb, tv_in_data_valid, tv_in_line_clock1,
tv in line clock2,
  // tv in aef, tv in hff, and tv in aff are inputs
  // SRAMs
  assign ram0 data = 36'hZ;
  assign ram0 address = 19'h0;
  assign ram0_adv_ld = 1'b0;
  assign ram0 clk = 1'b0;
```

```
assign ram0 cen b = 1'b1;
  assign ram0 ce b = 1'b1;
  assign ram0_oe_b = 1'b1;
  assign ram0 we b = 1'b1;
  assign ram0 bwe b = 4'hF;
  assign ram1 data = 36'hZ;
  assign ram1 address = 19'h0;
  assign ram1 adv ld = 1'b0;
  assign ram1 clk = 1'b0;
  assign ram1_cen_b = 1'b1;
  assign ram1_ce_b = 1'b1;
  assign ram1 oe b = 1'b1;
  assign ram1 we b = 1'b1;
  assign ram1 bwe b = 4'hF;
  assign clock feedback out = 1'b0;
  // clock feedback in is an input
  // Flash ROM
  assign flash data = 16'hZ;
  assign flash address = 24'h0;
  assign flash ce b = 1'b1;
  assign flash oe b = 1'b1;
  assign flash we b = 1'b1;
  assign flash reset b = 1'b0;
  assign flash byte b = 1'b1;
  // flash sts is an input
  // RS-232 Interface
  assign rs232 txd = 1'b1;
   assign rs232_rts = 1'b1;
  // rs232 rxd and rs232 cts are inputs
  // PS/2 Ports
  // mouse clock, mouse data, keyboard clock, and keyboard data are
inputs
  // // LED Displays
  // assign disp blank = 1'b1;
  // assign disp clock = 1'b0;
  // assign disp rs = 1'b0;
  // assign disp ce b = 1'b1;
  // assign disp reset b = 1'b0;
  // assign disp data out = 1'b0;
  // // disp data in is an input
  // Buttons, Switches, and Individual LEDs
   assign led = 8'hFF;
   // button0, button1, button2, button3, button enter, button right,
  // button left, button down, button up, and switches are inputs
  // User I/Os
  // assign user1 = 32'hZ;
  assign user2 = 32'hZ;
  assign user3 = 32'hZ;
  assign user4 = 32'hZ;
  // Daughtercard Connectors
```

```
assign daughtercard = 44'hZ;
  // SystemACE Microprocessor Port
  assign systemace data = 16'hZ;
  assign systemace address = 7'h0;
  assign systemace ce b = 1'b1;
  assign systemace we b = 1'b1;
  assign systemace oe b = 1'b1;
  // systemace irq and systemace mpbrdy are inputs
  // Logic Analyzer
  assign analyzer1 data = 16'h0;
  assign analyzer1 clock = 1'b1;
  assign analyzer2 data = 16'h0;
  assign analyzer2 clock = 1'b1;
  assign analyzer3 data = 16'h0;
  assign analyzer3 clock = 1'b1;
  assign analyzer4 data = 16'h0;
  assign analyzer4 clock = 1'b1;
/////
  //
  // chess chess chess
  //
/////
  // use FPGA's digital clock manager to produce a
  // 65MHz clock (actually 64.8MHz)
  wire clock_65mhz unbuf,clock 65mhz;
  DCM vclk1(.CLKIN(clock 27mhz),.CLKFX(clock 65mhz unbuf));
  // synthesis attribute CLKFX DIVIDE of vclk1 is 10
  // synthesis attribute CLKFX MULTIPLY of vclk1 is 24
  // synthesis attribute CLK FEEDBACK of vclk1 is NONE
  // synthesis attribute CLKIN PERIOD of vclk1 is 37
  BUFG vclk2(.O(clock 65mhz),.I(clock_65mhz_unbuf));
  // power-on reset generation
  wire power on reset; // remain high for first 16 clocks
  SRL16 reset sr (.D(1'b0), .CLK(clock 65mhz), .Q(power on reset),
                .AO(1'b1), .A1(1'b1), .A2(1'b1), .A3(1'b1));
  defparam reset sr.INIT = 16'hFFFF;
  // ENTER button is user reset
  wire reset, user reset;
  debounce
db1(.reset(power on reset),.clock(clock 65mhz),.noisy(~button enter),.c
lean(user reset));
  assign reset = user reset | power on reset;
  // UP and DOWN buttons for pong paddle
  wire accept move, reject move;
```

```
debounce
db2(.reset(reset),.clock(clock 65mhz),.noisy(~button up),.clean(accept
move));
   debounce
db3(.reset(reset),.clock(clock 65mhz),.noisy(~button down),.clean(rejec
   // generate basic XVGA video signals
   wire [10:0] hcount;
   wire [9:0] vcount;
   wire hsync, vsync, blank;
   xvga xvga1(.vclock(clock 65mhz),.hcount(hcount),.vcount(vcount),
              .hsync(hsync),.vsync(vsync),.blank(blank));
        // receive keyboard input as ascii
       wire [6*8-1:0] kb string;
       wire kb string rdy;
       keyboard entry kbe(clock 65mhz, reset, keyboard clock,
               keyboard data, kb string, kb string rdy);
       // encode ascii into chess command
       wire [11:0] kb command;
       wire kb command rdy;
       wire kb_command_valid;
       wire [6*8-1:0] kben string;
       keyboard encoder kben (clock 65mhz, reset, kb string,
               kb string rdy, kb command, kb command rdy,
kb command valid,
               kben string);
       wire [63:0] data;
       // chess engine
       wire cvsync;
       assign user1[31:13] = 19'hZ;
       reg sync rdy 1, sync rdy 2, speech command rdy;
       reg [11:0] sync command 1, sync command 2, speech command;
       always @(posedge clock 65mhz)
               begin
                       sync rdy 1 <= user1[12];</pre>
                       sync command 1 \le user1[11:0];
                       sync rdy 2 <= sync_rdy_1;</pre>
                       sync command 2 <= sync command 1;</pre>
                       speech command rdy <= sync rdy 2;
                       speech command <= sync command 2;</pre>
               end
       wire [64*5-1:0] flattened chessboard;
       wire [16*3-1:0] flattened white captures;
       wire [16*3-1:0] flattened black captures;
       wire [5*8-1:0] player string;
       wire [32*8-1:0] string 1, string 2;
       chess engine ce(clock 65mhz, reset, cvsync, switch[3:2],
               speech command rdy, speech command, kb command rdy,
               kb command, kb command valid, accept move, reject move,
               flattened chessboard, flattened white captures,
               flattened black captures, player string, string 1,
               string 2, data[63:60]);
```

```
// //****dummy values for testing*****
       // \text{ reg } [64*5-1:0] \text{ flattened chessboard = 0;}
       // wire [16*3-1:0] flattened_white_captures = 48'b001001;
       // wire [16*3-1:0] flattened_black_captures = 48'b001001;
       // wire [32*8-1:0] string 1 = "this really sucks";
       // wire [32*8-1:0] string 2 = "a lot";
       // wire [5*8-1:0] player string = "WHITE";
       // wire [6*8-1:0] kb string = "HELLO";
       // generate graphics for chess game
       wire chsync, cblank;
       wire [23:0] cpixel;
       chess graphics cg(clock 65mhz, hcount, vcount,
               hsync, vsync, blank, flattened chessboard,
flattened_white_captures,
               flattened black captures, player string, string 1,
string 2, kb string,
               chsync, cvsync, cblank, cpixel, switch[7]);
       // hex display...fun
       // wire [63:0] data = 64'b0;
       // assign data[63:60] = 4'h0;
       assign data[59:48] = kb command;
       assign data[47:0] = kben string;
       display 16hex hex(reset, clock 65mhz, data, disp blank,
disp clock,
               disp rs, disp ce b, disp reset b, disp data out);
       // ////// GRAPHICS TEST
// localparam [2:0] KING = 3'd6;
       // localparam [2:0] QUEEN = 3'd5;
       // localparam [2:0] ROOK = 3'd4;
       // localparam [2:0] BISHOP = 3'd3;
       // localparam [2:0] KNIGHT = 3'd2;
       // localparam [2:0] PAWN = 3'd1;
       // localparam WHITE = 1'b1;
       // localparam BLACK = 1'b0;
       // localparam MOVED = 1'b1;
       // localparam UNMOVED = 1'b0;
       // localparam [4:0] EMPTY = 5'b0;
       // reg [4:0] chessboard [7:0][7:0];
       // // link flattened representation of chessboard to
       // // multidimensional array of chessboard
       // integer c;
       // integer r;
       // always
               // begin
                      // for (c = 0; c < 8; c = c + 1)
                              // begin
                                      // for (r = 0; r < 8; r = r + 1)
                                             // begin
```

```
//
flattened chessboard[((8*c+r+1)*5-1)-:5] = chessboard[c][r];
                                             // end
                              // end
               // end
       // integer co;
       // integer ro;
       // initial
               // begin
                      // for (co = 0; co < 8; co = co + 1)
                              // begin
                              // // place a pawn in every column in
rows 1 and 6
                              // chessboard[co][1] =
{PAWN, WHITE, UNMOVED};
                              // chessboard[co][6] =
{PAWN, BLACK, UNMOVED};
                                     // // empty every square between
rows 2 and 6 (inclusive)
                                     // for (ro = 2; ro < 6; ro = ro +
1)
                                             // begin
chessboard[co][ro] = EMPTY;
                                             // end
                              // end
                      // // set up main pieces
                      // chessboard[0][0] = {ROOK, WHITE, UNMOVED};
                      // chessboard[1][0] = {KNIGHT,WHITE,UNMOVED};
                      // chessboard[2][0] = {BISHOP,WHITE,UNMOVED};
                      // chessboard[3][0] = {QUEEN, WHITE, UNMOVED};
                      // chessboard[4][0] = {KING,WHITE,UNMOVED};
                      // chessboard[5][0] = {BISHOP, WHITE, UNMOVED};
                      // chessboard[6][0] = {KNIGHT,WHITE,UNMOVED};
                      // chessboard[7][0] = {ROOK, WHITE, UNMOVED};
                      // chessboard[0][7] = {ROOK, BLACK, UNMOVED};
                      // chessboard[1][7] = {KNIGHT,BLACK,UNMOVED};
                      // chessboard[2][7] = {BISHOP, BLACK, UNMOVED};
                      // chessboard[3][7] = {QUEEN, BLACK, UNMOVED};
                      // chessboard[4][7] = {KING,BLACK,UNMOVED};
                      // chessboard[5][7] = {BISHOP,BLACK,UNMOVED};
                      // chessboard[6][7] = {KNIGHT,BLACK,UNMOVED};
                      // chessboard[7][7] = {ROOK,BLACK,UNMOVED};
               // end
       // ////// GRAPHICS TEST
// switch[1:0] selects which video generator to use:
   // 00: chess
  // 01: 1 pixel outline of active video area (adjust screen
controls)
  // 10: color bars
  reg [23:0] rgb;
  reg b, hs, vs;
```

```
always @(posedge clock 65mhz) begin
     if (switch[1:0] == \overline{2}'b01) begin
        // 1 pixel outline of visible area (white)
        hs <= hsync;
        vs <= vsync;
        b <= blank;</pre>
        rgb <= (hcount==0 | hcount==1023 | vcount==0 | vcount==767) ?
24'hFF FF FF : 0;
     end else if (switch[1:0] == 2'b10) begin
        // color bars
       hs <= hsync;
        vs <= vsync;
        b <= blank;
        rgb <= {{8{hcount[8]}}, {8{hcount[7]}}}, {8{hcount[6]}}};</pre>
     end else begin
        // default: chess
        hs <= chsync;
        vs <= cvsync;
       b <= cblank;</pre>
        rgb <= cpixel;
     end
  end
  // VGA Output. In order to meet the setup and hold times of the
  // AD7125, we send it ~clock 65mhz.
  assign vga out red = rgb[23:16];
  assign vga out green = rgb[15:8];
  assign vga out blue = rgb[7:0];
  assign vga out sync b = 1'b1;  // not used
  assign vga_out_blank_b = ~b;
  assign vga_out_pixel_clock = ~clock_65mhz;
  assign vga out hsync = hs;
  assign vga out vsync = vs;
endmodule
//////////
//
// xvga: Generate XVGA display signals (1024 x 768 @ 60Hz)
/////////
module xvga(input vclock,
           output reg [10:0] hcount, // pixel number on current
line
           output reg [9:0] vcount, // line number
           output reg vsync,hsync,blank);
  // horizontal: 1344 pixels total
  // display 1024 pixels per line
  reg hblank, vblank;
  wire hsyncon, hsyncoff, hreset, hblankon;
  assign hblankon = (hcount == 1023);
```

```
assign hsyncon = (hcount == 1047);
   assign hsyncoff = (hcount == 1183);
   assign hreset = (hcount == 1343);
   // vertical: 806 lines total
   // display 768 lines
   wire vsyncon, vsyncoff, vreset, vblankon;
   assign vblankon = hreset & (vcount == 767);
   assign vsyncon = hreset & (vcount == 776);
   assign vsyncoff = hreset & (vcount == 782);
   assign vreset = hreset & (vcount == 805);
  // sync and blanking
  wire next hblank, next vblank;
   assign next hblank = hreset ? 0 : hblankon ? 1 : hblank;
   assign next vblank = vreset ? 0 : vblankon ? 1 : vblank;
   always @(posedge vclock) begin
      hcount <= hreset ? 0 : hcount + 1;</pre>
     hblank <= next hblank;</pre>
      hsync <= hsyncon ? 0 : hsyncoff ? 1 : hsync; // active low
     vcount <= hreset ? (vreset ? 0 : vcount + 1) : vcount;</pre>
      vblank <= next vblank;</pre>
      vsync <= vsyncon ? 0 : vsyncoff ? 1 : vsync; // active low</pre>
     blank <= next vblank | (next hblank & ~hreset);</pre>
endmodule
```

Appendix I: Keyboard Entry

```
module keyboard entry (
        input clock 65mhz,
        input reset,
       input keyboard clock,
       input keyboard data,
       output reg [6*8-1:0] string,
       output reg string rdy);
// ascii codes
localparam [7:0] ENTER = 8'h0D;
localparam [7:0] BACKSPACE = 8'h08;
localparam [7:0] NULL = 8'h00;
// keyboard input converted into ascii
wire [7:0] ascii;
wire char rdy;
ps2_ascii_input ascii_input(clock_65mhz, reset,
                       keyboard clock, keyboard data, ascii, char rdy);
// string rdy goes high when enter key is pressed;
// old string rdy is 1-cycle delayed copy of string rdy,
// and is used to determine if enter key was pressed
// one cycle ago (character array is held for one cycle
// after enter key is pressed before being cleared)
reg old string rdy;
always @(posedge clock 65mhz)
       begin
               string rdy <= (char rdy && (ascii == ENTER));</pre>
               old string rdy <= string rdy;
        end
reg [7:0] char array [5:0]; // character(ascii) array
reg [3:0] index = 5;
                              // index of character array
// character array - clears on reset or one cycle
// after enter key is pressed
integer i;
always @(posedge clock 65mhz)
       begin
               if (reset || (old string rdy && ~string rdy))
                       begin
                               index <= 5;
                               for (i = 0; i < 6; i = i + 1)
                                       begin
                                               char array[i] <= NULL;</pre>
                                       end
                       end
                else if (char rdy && ~string rdy)
                       begin
                               if (ascii == BACKSPACE)
                                       begin
                                               if (index < 5)
                                                       begin
```

```
char array[index+1] <= NULL;</pre>
                                                                  index <=
index + 1;
                                                          end
                                         end
                                 else if (index > 0)
                                         begin
                                                 char array[index] <=</pre>
ascii;
                                                 index <= index - 1;</pre>
                                         end
                        end
        end
// tie string to character array
integer j;
always @(posedge clock 65mhz)
        begin
                for (j = 0; j < 6; j = j + 1)
                        begin
                                 string[(7+(8*j))-:8] <= char_array[j];
                        end
        end
endmodule
```

Appendix J: Keyboard Encoder

```
module keyboard encoder (
        input clock 65mhz,
        input reset,
        input [6*8-1:0] kb string,
        input kb string rdy,
        output reg [11:0] command,
        output reg command rdy,
        output reg command valid,
        output reg [6*8-1:0] string);
// register to hold kb string
//reg [6*8-1:0] string;
// instantiate encoder for from square
wire [2*8-1:0] from substring = string[(6*8-1)-:(2*8)];
wire [5:0] from command values;
wire from_valid;
col row encoder from square(from substring, from command values,
from valid);
// instantate encoder for to square
wire [2*8-1:0] to substring = string[(3*8-1)-:(2*8)];
wire [5:0] to command values;
wire to valid;
col row encoder to square (to substring, to command values, to valid);
// instante validifier for whitespace
wire [7:0] whitespace substring = string[(4*8-1)-:8];
wire whitespace valid;
whitespace validifier between to and from (whitespace substring,
whitespace valid);
reg started;
always @(posedge clock 65mhz)
        begin
                if (reset)
                        begin
                                command rdy <= 0;</pre>
                                command valid <= 0;</pre>
                                started <= 0;
                else if (started)
                        begin
                                command rdy <= 1;</pre>
                                command valid <= (from valid && to valid</pre>
&& whitespace valid);
                                command <=
{from command values, to command values};
                                started <= 0;
                        end
                else if (kb_string_rdy)
                        begin
                                string <= kb string;</pre>
                                command rdy <= 0;
```

```
command valid <= 0;</pre>
                                started <= 1;
                        end
                else
                        begin
                                command rdy <= 0;
                                command valid <= 0;</pre>
                                started <= 0;
                        end
        end
endmodule
// encodes one letter (A-H) and one number (1-8)
// into column and row in chess command encoding
module col row encoder (
        input [2*8-1:0] substring,
        output reg [5:0] command values,
        output reg valid);
reg valid col;
reg valid row;
always @(*)
        begin
                case (substring [(2*8-1)-:8])
                        "A":
                                begin
                                        command values[5:3] = 3'd0;
                                        valid_col = 1;
                                end
                        "B":
                                begin
                                        command values[5:3] = 3'd1;
                                        valid col = 1;
                                end
                        "C":
                                begin
                                        command values [5:3] = 3'd2;
                                        valid col = 1;
                                end
                        "D":
                                begin
                                        command values[5:3] = 3'd3;
                                        valid col = 1;
                                end
                        "E":
                                begin
                                        command values[5:3] = 3'd4;
                                        valid col = 1;
                                end
                        "F":
                                begin
                                        command values[5:3] = 3'd5;
                                        valid col = 1;
                                end
```

```
"G":
                begin
                        command_values[5:3] = 3'd6;
                        valid\_col = 1;
                end
        "H":
                begin
                        command values[5:3] = 3'd7;
                        valid col = 1;
                end
        default: valid_col = 0;
endcase
case(substring[(8-1)-:8])
        "1":
                begin
                        command values[2:0] = 3'd0;
                        valid row = 1;
                end
        "2":
                begin
                        command values[2:0] = 3'd1;
                        valid row = 1;
                end
        "3":
                begin
                        command values[2:0] = 3'd2;
                        valid row = 1;
                end
        "4":
                begin
                        command_values[2:0] = 3'd3;
                        valid row = 1;
                end
        "5":
                begin
                        command values [2:0] = 3'd4;
                        valid row = 1;
                end
        "6":
                begin
                        command_values[2:0] = 3'd5;
                        valid row = 1;
                end
        "7":
                begin
                        command values[2:0] = 3'd6;
                        valid row = 1;
                end
        "8":
                begin
                        command_values[2:0] = 3'd7;
                        valid row = 1;
                end
        default: valid row = 0;
endcase
```

```
valid = (valid col && valid row);
        end
endmodule
// validates a whitespace character
module whitespace validifier (
        input [7:0] substring,
        output valid);
        localparam [7:0] SPACE = 8'h20;
        localparam [7:0] NULL = 8'h00;
        assign valid = (substring == SPACE || substring == NULL);
endmodule
`timescale 1ns / 100ps
module test kbe ();
reg clk;
reg reset;
reg [5*8-1:0] kb string;
reg kb string rdy;
wire [11:0] command;
wire command rdy;
wire command valid;
initial
        begin
                clk = 0;
                forever #7 clk = ~clk; // 14 ns period clock
        end
keyboard_encoder kbe(clk, reset, kb_string, kb_string_rdy,
                                        command, command rdy,
command valid);
initial
        begin
                #14
                $display("Keyboard Entry: 'A4 A5'");
                kb string = "A4 A5";
                kb string rdy = 1;
                #14
                kb string rdy = 0;
                #28
                $display("Keyboard Entry: '6.111'");
                kb string = "6.111";
                kb string rdy = 1;
                #14
                kb string rdy = 0;
        end
always @(posedge clk)
        begin
                if (command rdy)
                       $display ("Command: %b \n Valid: %b", command,
command valid);
```

end endmodule

Appendix K: Chess Engine

```
module chess engine (
       input clock 65mhz,
       input reset,
       input cvsync,
                                             // switches[3:2]
       input [1:0] input mode,
       input speech command rdy,
       input [11:0] speech command,
       input kb command rdy,
       input [11:0] kb command,
       input kb valid,
       input accept move,
                                              // button up
       input reject move,
                                              // button down
       output reg [64*5-1:0] flattened chessboard,
       output reg [16*3-1:0] flattened white captures,
       output reg [16*3-1:0] flattened black captures,
       output reg [5*8-1:0] player string,
       output reg [32*8-1:0] string 1,
       output reg [32*8-1:0] string 2,
       output reg [2:0] state);
localparam [2:0] KING = 3'd6;
localparam [2:0] QUEEN = 3'd5;
localparam [2:0] ROOK = 3'd4;
localparam [2:0] BISHOP = 3'd3;
localparam [2:0] KNIGHT = 3'd2;
localparam [2:0] PAWN = 3'd1;
localparam WHITE = 1'b1;
localparam BLACK = 1'b0;
localparam MOVED = 1'b1;
localparam UNMOVED = 1'b0;
localparam [4:0] EMPTY = 5'b0;
localparam [2:0] NONE = 3'b0;
localparam S_WAIT_FOR_CMD = 0;
localparam S WAIT FOR NEW CMD = 1;
localparam S CHECK MOVE = 2;
localparam S DISPLAY MOVE = 3;
localparam S ACCEPT MOVE = 4;
localparam S REJECT MOVE = 5;
reg delayed cvsync;
wire negedge cvsync = (~cvsync & delayed cvsync);
always @(posedge clock 65mhz)
       begin
               delayed cvsync <= cvsync;
       end
                               // current player (1 = WHITE, 0 = BLACK)
reg player;
wire command rdy = (input mode[player]) ? speech command rdy :
kb command rdy;
```

```
wire [11:0] command = (input mode[player]) ? speech command :
kb command;
wire command valid = (input mode[player]) ? 1 : kb valid;
reg mc start;
reg mc color;
reg [11:0] mc command;
wire [2:0] from_col = mc_command[11:9];
wire [2:0] from row = mc command[8:6];
wire [2:0] to col = mc command[5:3];
wire [2:0] to row = mc command[2:0];
wire mc done;
wire mc valid;
move checker mc(clock 65mhz, reset, mc start, mc color, mc command,
                               flattened chessboard, mc done, mc valid);
//reg [2:0] state, next state;
reg [2:0] next state;
always @(*)
       begin
               case(state)
                       S WAIT FOR CMD:
                                             next state = (command rdy)
? ((command valid) ? S CHECK MOVE : S WAIT FOR NEW CMD) :
S WAIT FOR CMD;
                       S WAIT FOR NEW CMD:
                                             next state = (command rdy)
? ((command valid) ? S CHECK MOVE : S WAIT FOR NEW CMD) :
S WAIT FOR NEW CMD;
                       S CHECK MOVE:
                                              next state = (mc done) ?
((mc_valid) ? S_DISPLAY_MOVE : S_WAIT_FOR_NEW_CMD) : S CHECK MOVE;
                       S DISPLAY MOVE: next state = (accept move
&& ~reject_move) ? S_ACCEPT MOVE :
                       S ACCEPT MOVE:
                                             next state =
S WAIT FOR CMD;
                       S REJECT MOVE:
                                             next state =
S WAIT FOR CMD;
                       default:
                                                      next state =
S WAIT FOR CMD;
              endcase
       end
reg [4:0] old chessboard[7:0][7:0];
reg [4:0] new chessboard[7:0][7:0];
reg [2:0] white captures[15:0];
reg [3:0] white captures index;
reg [2:0] black captures[15:0];
reg [3:0] black_captures_index;
reg piece captured;
integer c;
integer r;
integer i;
always @(posedge clock 65mhz)
```

```
begin
                 if (reset)
                          begin
                                   player <= WHITE;</pre>
                                   state <= S WAIT FOR CMD;</pre>
                                   white captures index <= 0;
                                   black captures index <= 0;</pre>
                                   for (\bar{i} = 0; i < 16; i = i + 1)
                                            begin
                                                     white captures[i] <= NONE;</pre>
                                                     black captures[i] <= NONE;</pre>
                                            end
                                   for (c = 0; c < 8; c = c + 1)
                                            begin
                                                     // place a pawn in every
square in rows 1 and 6
                                                     old chessboard[c][1] <=</pre>
{PAWN, WHITE, UNMOVED};
                                                     old chessboard[c][6] <=</pre>
{PAWN, BLACK, UNMOVED};
                                                     new chessboard[c][1] <=</pre>
{PAWN, WHITE, UNMOVED};
                                                     new chessboard[c][6] <=</pre>
{PAWN, BLACK, UNMOVED};
                                            // empty every square between
rows 2 and 6 (inclusive)
                                            for (r = 2; r < 6; r = r + 1)
                                                     begin
        old chessboard[c][r] <= EMPTY;</pre>
        new chessboard[c][r] <= EMPTY;</pre>
                                                     end
                                            end
                                   // set up main pieces on chessboards
                                   old chessboard[0][0] <=</pre>
{ROOK, WHITE, UNMOVED};
                                   old chessboard[1][0] <=</pre>
{KNIGHT, WHITE, UNMOVED};
                                   old chessboard[2][0] <=</pre>
{BISHOP, WHITE, UNMOVED};
                                   old chessboard[3][0] <=</pre>
{QUEEN, WHITE, UNMOVED};
                                   old chessboard[4][0] <=</pre>
{KING, WHITE, UNMOVED};
                                   old chessboard[5][0] <=</pre>
{BISHOP, WHITE, UNMOVED};
                                   old chessboard[6][0] <=</pre>
{KNIGHT, WHITE, UNMOVED};
                                   old chessboard[7][0] <=</pre>
{ROOK, WHITE, UNMOVED};
```

```
old chessboard[0][7] <=</pre>
{ROOK, BLACK, UNMOVED};
                                   old chessboard[1][7] <=
{KNIGHT, BLACK, UNMOVED};
                                   old chessboard[2][7] <=
{BISHOP, BLACK, UNMOVED};
                                   old chessboard[3][7] <=
{QUEEN, BLACK, UNMOVED};
                                   old chessboard[4][7] <=</pre>
{KING, BLACK, UNMOVED};
                                   old chessboard[5][7] <=</pre>
{BISHOP, BLACK, UNMOVED};
                                   old chessboard[6][7] <=</pre>
{KNIGHT, BLACK, UNMOVED};
                                   old chessboard[7][7] <=</pre>
{ROOK, BLACK, UNMOVED};
                                   new chessboard[0][0] <=</pre>
{ROOK, WHITE, UNMOVED};
                                   new chessboard[1][0] <=</pre>
{KNIGHT, WHITE, UNMOVED};
                                   new chessboard[2][0] <=</pre>
{BISHOP, WHITE, UNMOVED};
                                   new chessboard[3][0] <=</pre>
{QUEEN, WHITE, UNMOVED};
                                   new chessboard[4][0] <=</pre>
{KING, WHITE, UNMOVED};
                                   new chessboard[5][0] <=</pre>
{BISHOP, WHITE, UNMOVED};
                                   new chessboard[6][0] <=</pre>
{KNIGHT, WHITE, UNMOVED};
                                   new chessboard[7][0] <=</pre>
{ROOK, WHITE, UNMOVED};
                                   new chessboard[0][7] <=</pre>
{ROOK, BLACK, UNMOVED};
                                   new chessboard[1][7] <=</pre>
{KNIGHT, BLACK, UNMOVED};
                                   new chessboard[2][7] <=</pre>
{BISHOP, BLACK, UNMOVED};
                                   new chessboard[3][7] <=</pre>
{QUEEN, BLACK, UNMOVED};
                                   new chessboard[4][7] <=</pre>
{KING, BLACK, UNMOVED};
                                   new chessboard[5][7] <=</pre>
{BISHOP, BLACK, UNMOVED};
                                   new chessboard[6][7] <=</pre>
{KNIGHT, BLACK, UNMOVED};
                                   new chessboard[7][7] <=</pre>
{ROOK, BLACK, UNMOVED};
                          end
                 else
                          begin
                                   // state actions
                                   // (at the end of players turn/at the
start of new players turn,
                                   // new chessboard = old chessboard)
```

```
if (state == S DISPLAY MOVE)
                                        begin
                                                if (negedge cvsync)
                                                        begin
                                                                // empty
out from-square
        new chessboard[from col][from row] <= EMPTY;</pre>
                                                                // move
piece to to-square
                                                                // if pawn
has reached an end-row, promote to queen
                                                                if
((old chessboard[from col][from row][4:2] == PAWN)
                                                                        & &
((player == WHITE && to row == 7) |
                                                                                (player ==
        begin
                                                                                new chessbo
                                                                        end
                                                                else
        begin
                                                                                new chessbo
                                                                        end
                                                                // if a
piece is being captured, place it in the appropriate player's
                                                                // list of
captured pieces (and signal, internally, that a piece has
                                                                // been
captured)
                                                                if
((new chessboard[to col][to row] != EMPTY) &&
        (player ^ new chessboard[to col][to row][1]))
        begin
                                                                                if (player
                                                                                        beg
                                                                                        end
                                                                                else
                                                                                        beg
                                                                                        end
                                                                                piece_captu
                                                                        end
                                                                state <=
next state;
                                                        end
                                        end
```

```
else if (state == S REJECT MOVE)
                                         begin
                                                 if (negedge cvsync)
                                                         begin
                                                                 // revert
the affected squares
        new chessboard[to col][to row] <=</pre>
old chessboard[to col][to row];
        new_chessboard[from_col][from_row] <=</pre>
old chessboard[from col][from row];
                                                                 // if a
piece was captured, remove it from the
                                                                 //
appropriate player's list of captured pieces
                                                                 if
(piece captured)
        begin
                                                                                  if (player
                                                                                  else
                                                                          end
        piece captured <= 0;</pre>
                                                                 state <=
next state;
                                                         end
                                         end
                                 else if (state == S ACCEPT MOVE)
                                         begin
                                                 if (negedge_cvsync)
                                                         begin
        old chessboard[to col][to row] <=</pre>
new chessboard[to col][to row];
        old chessboard[from col][from row] <=</pre>
old_chessboard[from_row][from_col];
        piece captured <= 0;
                                                                 player <=
~player;
                                                                 state <=
next state;
                                                         end
                                         end
```

beg

end

beg

end

```
// transition actions
                                else if ((state == S WAIT FOR CMD ||
state == S WAIT FOR NEW CMD) &&
                                                  (next state ==
S CHECK MOVE))
                                        begin
                                                mc command <= command;</pre>
                                                mc start <= 1;</pre>
                                                mc color <= player;</pre>
                                                 state <= next state;</pre>
                                        end
                                else
                                        begin
                                                mc start <= 0;</pre>
                                                piece captured <= 0;</pre>
                                                 state <= next state;
                                        end
                        end
        end
always @(posedge clock 65mhz)
        begin
                // only update the strings when cvsync is low
                if (negedge cvsync)
                        begin
                                if (state == S WAIT FOR CMD)
                                        begin
                                                 string 1 <=
(input mode[player]) ?
                                                              "SAY A COMMAND
":
        "TYPE A COMMAND
                                           ";
                                                 string 2 <= "[FROM-SQUARE
TO-SQUARE]
                    ";
                                        end
                                else if (state == S WAIT FOR NEW CMD)
                                        begin
                                                 string 1 <=
(input mode[player]) ?
        "INVALID COMMAND, SAY A COMMAND ":
        "INVALID COMMAND, TYPE A COMMAND ";
                                                 string 2 <= "[FROM-SQUARE
TO-SQUARE]
                    ";
                                        end
                                else if (state == S DISPLAY MOVE)
                                        begin
                                                 string 1 <= "ACCEPT MOVE
or REJECT MOVE
                                                 string_2 <= " UP BUTTON
DOWN BUTTON
                                        end
                                else
                                        begin
                                                 string 1 <= "";
```

```
string 2 <= "";
                                       end
                               player string <= (player) ? "WHITE" :</pre>
"BLACK";
                       end
       end
// link flattened representation of chessboard to
// multidimensional array of chessboard
// and flattned representation of captured pieces
// list to array representation
integer co;
integer ro;
integer in;
always
       begin
               for (co = 0; co < 8; co = co + 1)
                       begin
                               for (ro = 0; ro < 8; ro = ro + 1)
                                       begin
        flattened chessboard[((8*co+ro+1)*5-1)-:5] =
new chessboard[co][ro];
                                       end
                       end
               for (in = 0; in < 16; in = in + 1)
                       begin
                               flattened white captures[((in+1)*3-1)-:3]
= white captures[in];
                               flattened black captures[((in+1)*3-1)-:3]
= black captures[in];
                       end
       end
endmodule
Appendix L: Move Checker
// yozo
module move checker (
       input clock 65mhz,
       input reset,
       input start,
       input color,
       input [11:0] command,
       input [64*5-1:0] flattened chessboard,
       output reg done,
       output reg valid);
localparam [2:0] KING = 3'd6;
localparam [2:0] QUEEN = 3'd5;
localparam [2:0] ROOK = 3'd4;
localparam [2:0] BISHOP = 3'd3;
localparam [2:0] KNIGHT = 3'd2;
localparam [2:0] PAWN = 3'd1;
```

```
localparam WHITE = 1'b1;
localparam BLACK = 1'b0;
localparam MOVED = 1'b1;
localparam UNMOVED = 1'b0;
localparam [4:0] EMPTY = 5'b0;
// multidimensional array representation of chessboard
reg [4:0] chessboard [7:0][7:0];
// link flattened representation of chessboard to
// multidimensional array of chessboard
integer c;
integer r;
always @(*)
       begin
               for (c = 0; c < 8; c = c + 1)
                       begin
                               for (r = 0; r < 8; r = r + 1)
                                       begin
                                               chessboard[c][r] =
flattened chessboard[((8*c+r+1)*5-1)-:5];
                                       end
                       end
        end
reg [2:0] piece;
reg [2:0] from col;
reg [2:0] from row;
reg [2:0] to_col;
reg [2:0] to_row;
wire signed [3:0] delta col = to col - from col;
wire signed [3:0] delta row = to row - from row;
wire [3:0] mag delta col = (delta col[3]) ? ~delta col + 1 : delta col;
wire [3:0] mag delta row = (delta row[3]) ? ~delta row + 1 : delta row;
reg isc start;
wire isc done;
wire isc valid;
intermediate square checker isc(clock 65mhz, isc start,
flattened chessboard,
        from col, from row, to col, to row, delta col, delta row,
isc done, isc valid);
reg started;
               // indicates that checking has begun
               // indicates that move_checker is waiting for result
reg waiting;
from intermediate square checker
always @(posedge clock 65mhz) begin
       if (reset)
               begin
                       done \leq 0;
                       valid \leq 0;
                       started <= 0;
```

```
waiting <= 0;</pre>
                         isc start <= 0;</pre>
                 end
        else if (waiting)
                begin
                         if (isc done)
                                  begin
                                          done <= 1;
                                          valid <= isc valid;</pre>
                                          started <= 0;
                                          waiting <= 0;</pre>
                                          isc start <= 0;</pre>
                                  end
                         else
                                  begin
                                          done <= 0;
                                          valid <= 0;</pre>
                                          isc start <= 0;
                                  end
                 end
        else if (started)
                begin
                         if ((chessboard[from col][from row][1] == color)
                 // piece belongs to current player
& &
                                  !(to col == from col && to row ==
from row))
                         // from-square is not the same as to-square
                                          case (piece)
                                                   KING:
                                                           begin
                                                                    if
((mag_delta_col == 1 && mag_delta_row == 0) ||
        (mag delta col == 0 \&\& mag delta row == 1) ||
        (mag delta col == 1 && mag delta row == 1))
        begin
                                                                                     valid <= (d
                                                                            end
                                                                    else
        begin
                                                                                     valid <= 0;</pre>
                                                                             end
                                                                    done <= 1;
                                                                    started <=
0;
                                                           end
                                                   KNIGHT:
                                                           begin
                                                                    if
((mag delta col == 2 \&\& mag delta row <math>== 1) ||
        (mag delta col == 1 && mag delta row == 2))
```

```
begin
                                                                              valid <= (d
                                                                      end
                                                              else
       begin
                                                                              valid <= 0;
                                                                      end
                                                              done <= 1;
                                                              started <=
0;
                                                      end
                                               PAWN:
                                                      begin
                                                              if
((mag delta col == 0)
                                  // one square advance
                                                                      & &
((color == WHITE && delta_row == 1) ||
                                                                              (color == E
       begin
                                                                              valid <= ch
                                                                      end
                                                              else if
((mag delta col ==0)
                     // two square advance
                                                                               && ((color
                                                                                       (c
       begin
                                                                              // check th
                                                                              valid <= (
                                                                      end
                                                              else if
((mag delta col == 1) // capture
                                                                               && ((color
                                                                                       (c
       begin
                                                                              // check th
                                                                              // and that
                                                                              valid <= (</pre>
                                                                      end
                                                              else
       begin
                                                                              valid <= 0;
                                                              done <= 1;
                                                              started <=
0;
                                                      end
                                               QUEEN:
                                                      begin
```

```
if
(((mag_delta_col == 0 ^ mag_delta_row == 0) ||
(mag_delta_col == mag_delta_row))
                                                                           & &
((chessboard[to col][to row] == EMPTY) ^
                                                                                    (color ^ c
       begin
                                                                                  isc_start <
                                                                                  waiting <=
                                                                          end
                                                                 else
       begin
                                                                                  done <= 1;
                                                                                  valid <= 0;</pre>
                                                                                  started <=
                                                                          end
                                                         end
                                                 BISHOP:
                                                         begin
                                                                  if
((mag delta col == mag delta row)
                                                                          & &
((chessboard[to col][to row] == EMPTY) ||
                                                                                  (color ^ ch
       begin
                                                                                  isc_start <
                                                                                  waiting <=
                                                                          end
                                                                  else
       begin
                                                                                  done <= 1;
                                                                                  valid <= 0;
                                                                                  started <=
                                                                          end
                                                         end
                                                 ROOK:
                                                         begin
                                                                  if
((mag delta col == 0 ^ mag delta row == 0)
                                                                          & &
((chessboard[to col][to row] == EMPTY) ||
                                                                                  (color ^ ch
       begin
                                                                                  isc start <
                                                                                  waiting <=
                                                                          end
                                                                 else
       begin
                                                                                  done <= 1;
                                                                                  valid <= 0;</pre>
```

```
end
                                                            end
                                                   default:
                                                           begin
                                                                    done <= 1;
                                                                    valid <=
0;
                                                                    started <=
0;
                                                            end
                                          endcase
                                  end
                         else
                                  begin
                                          done <= 1;
                                          valid \ll 0;
                                          started <= 0;
                                  end
                 end
        else if (start)
                 begin
                         piece <=
chessboard[command[11:9]][command[8:6]][4:2];
                         from col <= command[11:9];</pre>
                         from row <= command[8:6];</pre>
                         to col <= command[5:3];
                         to row <= command[2:0];</pre>
                         done <= 0;
                         valid <= 0;</pre>
                         started <= 1;
                         waiting <= 0;</pre>
                         isc start <= 0;
                 end
        else
                 begin
                         done \leq 0;
                         valid <= 0;</pre>
                         started <= 0;
                         waiting <= 0;</pre>
                         isc start <= 0;</pre>
                 end
end
endmodule
// checks to see if there are any pieces along the line,
// striaght or diagonal, from the from-square to the
// to-square; does not to-square, as module was originally
\ensuremath{//} intended to do checking for castling as well
module intermediate square checker (
        input clock 65mhz,
        input start,
        input [64*5-1:0] flattened chessboard,
        input [2:0] from col,
```

input [2:0] from row,

started <=

```
input [2:0] to col,
        input [2:0] to row,
        input signed [\overline{3}:0] delta col,
        input signed [3:0] delta row,
        output reg done,
        output reg valid);
localparam [4:0] EMPTY = 5'b0;
// multidimensional array representation of chessboard
reg [4:0] chessboard [7:0][7:0];
// link flattened representation of chessboard to
// multidimensional array of chessboard
integer c;
integer r;
always @(*)
       begin
                for (c = 0; c < 8; c = c + 1)
                        begin
                                for (r = 0; r < 8; r = r + 1)
                                        begin
                                                chessboard[c][r] =
flattened chessboard[((8*c+r+1)*5-1)-:5];
                        end
        end
reg [2:0] col;
reg [2:0] row;
reg started;
always @(posedge clock_65mhz)
       begin
                if (started)
                        begin
                                if (col == to col && row == to row)
                                        begin
                                                done <= 1;
                                                valid <= 1;</pre>
                                                started <= 0;
                                else if (chessboard[col][row] == EMPTY)
                                        begin
                                                col \le (delta col < 0) ?
col - 1 : (delta col == 0) ? col : col + 1;
                                                row \le (delta row < 0)?
row - 1 : (delta row == 0) ? row : row + 1;
                                        end
                                else
                                        begin
                                                done <= 1;
                                                valid <= 0;</pre>
                                                started <= 0;
                                        end
                        end
                else if (start)
                        begin
```

```
done <= 0;
                                valid <= 0;</pre>
                                started <= 1;
                                col \leftarrow (delta col \leftarrow 0) ? from col - 1 :
(delta col == 0) ? from_col : from_col + 1;
                                row \le (delta row < 0) ? from row - 1:
(delta row == 0) ? from row : from row + 1;
                        end
                else
                        begin
                                done \leq 0;
                                valid <= 0;</pre>
                                started <= 0;
                        end
        end
endmodule
`timescale 1ns / 100ps
module test();
localparam [2:0] KING = 3'd6;
localparam [2:0] QUEEN = 3'd5;
localparam [2:0] ROOK = 3'd4;
localparam [2:0] BISHOP = 3'd3;
localparam [2:0] KNIGHT = 3'd2;
localparam [2:0] PAWN = 3'd1;
localparam WHITE = 1'b1;
localparam BLACK = 1'b0;
localparam MOVED = 1'b1;
localparam UNMOVED = 1'b0;
localparam [4:0] EMPTY = 5'b0;
reg [4:0] chessboard [7:0][7:0];
reg [64*5-1:0] flattened chessboard;
// link flattened representation of chessboard to
// multidimensional array of chessboard
integer c;
integer r;
always @(*)
        begin
                for (c = 0; c < 8; c = c + 1)
                        begin
                                for (r = 0; r < 8; r = r + 1)
                                        begin
        flattened chessboard[((8*c+r+1)*5-1)-:5] = chessboard[c][r];
                                        end
                        end
        end
req clk;
initial
        begin
```

```
clk = 0;
                forever #7 clk = ~clk; // 14 ns period clock
        end
reg reset;
reg start;
req color;
reg [11:0] command;
wire done;
wire valid;
move checker mc(clk, reset, start, color, command,
flattened chessboard, done, valid);
integer co;
integer ro;
initial
        begin
                $display("Setting up board with pieces...");
                for (co = 0; co < 8; co = co + 1)
                        begin
                        // place a pawn in every column in rows 1 and 6
                        chessboard[co][1] <= {PAWN, WHITE, UNMOVED};</pre>
                        chessboard[co][6] <= {PAWN, BLACK, UNMOVED};</pre>
                                // empty every square between rows 2 and
6 (inclusive)
                                for (ro = 2; ro < 6; ro = ro + 1)
                                        begin
                                                chessboard[co][ro] =
EMPTY;
                                        end
                        end
                // set up main pieces
                chessboard[0][0] = {ROOK, WHITE, UNMOVED};
                chessboard[1][0] = {KNIGHT,WHITE,UNMOVED};
                chessboard[2][0] = {BISHOP, WHITE, UNMOVED};
                chessboard[3][0] = {QUEEN, WHITE, UNMOVED};
                chessboard[4][0] = {KING, WHITE, UNMOVED};
                chessboard[5][0] = {BISHOP, WHITE, UNMOVED};
                chessboard[6][0] = {KNIGHT, WHITE, UNMOVED};
                chessboard[7][0] = {ROOK, WHITE, UNMOVED};
                chessboard[0][7] = {ROOK, BLACK, UNMOVED};
                chessboard[1][7] = {KNIGHT,BLACK,UNMOVED};
                chessboard[2][7] = {BISHOP,BLACK,UNMOVED};
                chessboard[3][7] = {QUEEN, BLACK, UNMOVED};
                chessboard[4][7] = {KING,BLACK,UNMOVED};
                chessboard[5][7] = {BISHOP, BLACK, UNMOVED};
                chessboard[6][7] = {KNIGHT, BLACK, UNMOVED};
                chessboard[7][7] = {ROOK,BLACK,UNMOVED};
                $display("Finished setting up board...");
                command = \{3'd2, 3'd1, 3'd2, 3'd3\};
                color = WHITE;
```

```
start = 1;
                #14
                start = 0;
                $display("Pawn C2 to C4 is valid?");
                #14
                command = \{3'd3, 3'd7, 3'd1, 3'd5\};
                color = BLACK;
                start = 1;
                #14
                start = 0;
                $display("Queen D8 to B6 is valid?");
                // #14
                // command = {000010000011};
                // color = BLACK;
                // start = 1;
                // #14
                // start = 0;
                // $display("No-piece A3 to A4 is valid?");
        end
always @(posedge clk)
       begin
                if (done)
                        $display("Valid: %b", valid);
        end
endmodule
Appendix L: Chessboard Drawer
module chessboard drawer (
        input clock 65mhz,
        input [10:0] x,
        input [9:0] y,
        input [10:0] hcount,
       input [9:0] vcount,
       output reg [23:0] pixel);
localparam BOARD WIDTH = 64*8;
localparam LIGHT = 24'hFF CE 9E;
localparam DARK = 24'hD1 8B 47;
reg signed [11:0] norm hcount;
reg signed [10:0] norm vcount;
always @(posedge clock 65mhz)
       begin
                norm hcount <= hcount - x;</pre>
                norm vcount <= vcount - y;</pre>
        end
always @(posedge clock_65mhz)
       begin
```

if ((norm hcount >= 0 && norm hcount < BOARD WIDTH) &&

```
(norm vcount >= 0 && norm vcount < BOARD WIDTH))</pre>
                 begin
                          if (norm hcount[6] ^ norm vcount[6])
                                   begin
                                           pixel <= LIGHT;</pre>
                                   end
                          else
                                   begin
                                           pixel <= DARK;</pre>
                                   end
                 end
        else
                 begin
                          pixel <= 24'h0;
                 end
end
```

endmodule

Appendix M: Chess Pieces Drawer

```
module chess pieces drawer (
       input clock 65mhz,
       input [10:0] x,
       input [9:0] y,
       input [10:0] hcount,
       input [9:0] vcount,
       input [64*5-1:0] flattened chessboard,
       input [16*3-1:0] flattened white captures,
       input [16*3-1:0] flattened black captures,
       output [23:0] pixel);
// chess parameters
localparam [2:0] KING = 3'd6;
localparam [2:0] QUEEN = 3'd5;
localparam [2:0] ROOK = 3'd4;
localparam [2:0] BISHOP = 3'd3;
localparam [2:0] KNIGHT = 3'd2;
localparam [2:0] PAWN = 3'd1;
localparam WHITE = 1'b1;
localparam BLACK = 1'b0;
// 8-bit pixel value for transparent color
localparam [7:0] TRANSPARENT = 8'h03;
// grid and board parameters
localparam BOARD WIDTH = 64*8;
localparam GRID WIDTH = 64*2;
localparam PAD WIDTH = 64*1;
localparam HEIGHT = 64*8;
localparam BOARD L EDGE = GRID WIDTH + PAD WIDTH;
localparam BOARD_R_EDGE = BOARD_L_EDGE + BOARD_WIDTH;
localparam BLACK_L_EDGE = GRID WIDTH + PAD WIDTH + BOARD WIDTH +
PAD WIDTH;
localparam BLACK R EDGE = BLACK L EDGE + GRID WIDTH;
```

```
// array representations of chessboard and pieces
// captured by white and black
reg [4:0] chessboard [7:0][7:0];
reg [2:0] white captures [1:0][7:0];
reg [2:0] black captures [1:0][7:0];
// convert from flat representations to array
// representations
integer c;
integer r;
integer i;
integer j;
always @(*)
        begin
                for (c = 0; c < 8; c = c + 1)
                        begin
                                for (r = 0; r < 8; r = r + 1)
                                        begin
                                                chessboard[c][r] =
flattened chessboard[((8*c+r+1)*5-1)-:5];
                        end
                for (i = 0; i < 2; i = i + 1)
                        begin
                                for (j = 0; j < 8; j = j + 1)
                                        begin
                                                white captures[i][j] =
flattened white captures [((i+2*j+1)*3-1)-:3];
                                                black captures[i][j] =
flattened black captures [((i+2*j+1)*3-1)-:3];
                                        end
                        end
        end
// normalized hount and vocunt and delayed copies
reg signed [11:0] norm hcount;
reg signed [10:0] norm vcount;
reg signed [11:0] norm hoount d1;
reg signed [10:0] norm vcount d1;
reg signed [11:0] norm hcount d2;
reg signed [10:0] norm vcount d2;
// calculate normalized hoount and vocunt and rom address
reg [11:0] addr;
always @(posedge clock 65mhz)
        begin
                norm hcount <= hcount - x;
                norm vcount <= vcount - y;</pre>
                norm hcount d1 <= norm hcount;</pre>
                norm vcount d1 <= norm vcount;</pre>
                norm hcount d2 <= norm hcount d1;
                norm vcount d2 <= norm vcount d1;</pre>
                addr <= {norm vcount[5:0], norm hcount[5:0]};</pre>
        end
```

```
wire [7:0] white king out;
wire [7:0] white queen out;
wire [7:0] white rook out;
wire [7:0] white bishop out;
wire [7:0] white knight out;
wire [7:0] white pawn out;
wire [7:0] black_king_out;
wire [7:0] black_queen_out;
wire [7:0] black rook out;
wire [7:0] black bishop out;
wire [7:0] black knight out;
wire [7:0] black pawn out;
// instantiate roms for piece sprites
white king wk(clock 65mhz, addr, white king out);
white queen wq(clock 65mhz, addr, white queen out);
white rook wr(clock 65mhz, addr, white rook out);
white bishop wb(clock 65mhz, addr, white bishop out);
white knight wkn(clock 65mhz, addr, white knight out);
white pawn wp(clock 65mhz, addr, white pawn out);
black king bk(clock 65mhz, addr, black king out);
black queen bq(clock 65mhz, addr, black queen out);
black rook br(clock 65mhz, addr, black rook out);
black bishop bb(clock 65mhz, addr, black bishop out);
black_knight bkn(clock 65mhz, addr, black knight out);
black pawn bp(clock 65mhz, addr, black pawn out);
// column and row of chessboard that corresponds with normalized hcount
and vcount
wire [2:0] col = norm hcount d2[8:6] - 3;
wire [2:0] row = 7 - norm vcount d2[8:6];
wire [2:0] white col = norm hcount d2[8:6];
wire [2:0] black col = norm hcount d2[8:6] - 4;
wire [2:0] grid row = norm vcount d2[8:6];
// select which rom to get 8-bit pixel info from
reg [7:0] piece pixel;
always @(posedge clock 65mhz)
       begin
               if ((norm hoount d2 >= 0 && norm hoount d2 < GRID WIDTH)
ኤ ኤ
                       (norm vcount d2 \geq= 0 && norm vcount d2 < HEIGHT))
                       begin
                               case(white captures[white col][grid row])
                                       KING:
                                                      piece pixel <=</pre>
black king out;
                                       QUEEN:
                                                      piece pixel <=
black queen out;
                                       ROOK:
                                                      piece pixel <=
black rook out;
                                       BISHOP:
                                                      piece pixel <=
black bishop out;
```

```
KNIGHT:
                                                        piece pixel <=
black knight out;
                                                        piece pixel <=
                                        PAWN:
black pawn out;
                                        default:
        piece pixel <= TRANSPARENT;</pre>
                                endcase
                        end
                else if ((norm hcount d2 >= BOARD L EDGE &&
norm_hcount_d2 < BOARD R EDGE) &&</pre>
                                 (norm vcount d2 \geq= 0 && norm vcount d2 <
HEIGHT))
                        begin
                                case(chessboard[col][row][4:1])
                                        {KING, WHITE}: piece pixel <=
white king out;
                                        {QUEEN, WHITE}: piece pixel <=
white queen out;
                                        {ROOK, WHITE}: piece pixel <=
white rook out;
                                        {BISHOP, WHITE}: piece pixel <=
white bishop out;
                                        {KNIGHT,WHITE}:piece pixel <=</pre>
white knight out;
                                        {PAWN,WHITE}: piece pixel <=
white pawn out;
                                        {KING, BLACK}: piece pixel <=
black king out;
                                        {QUEEN,BLACK}: piece pixel <=
black queen out;
                                        {ROOK,BLACK}: piece pixel <=
black rook out;
                                        {BISHOP, BLACK}: piece pixel <=
black bishop out;
                                        {KNIGHT, BLACK}: piece pixel <=
black knight out;
                                        {PAWN,BLACK}: piece pixel <=
black pawn out;
                                        default:
        piece pixel <= TRANSPARENT;</pre>
                                endcase
                else if ((norm hcount d2 >= BLACK L EDGE &&
norm hcount d2 < BLACK R EDGE) &&
                                 (norm vcount d2 \geq= 0 && norm vcount d2 <
HEIGHT))
                        begin
                                case(black captures[black col][grid row])
                                        KING:
                                                        piece pixel <=
white king out;
                                                        piece pixel <=
                                        QUEEN:
white queen out;
                                                        piece pixel <=
                                        ROOK:
white rook out;
                                        BISHOP:
                                                        piece pixel <=
white bishop out;
```

```
KNIGHT:
                                                       piece pixel <=
white knight out;
                                        PAWN:
                                                        piece pixel <=
white pawn out;
                                        default:
                                                        piece pixel <=
TRANSPARENT;
                                endcase
                        end
                else
                       begin
                                piece pixel <= TRANSPARENT;</pre>
                        end
        end
// upconvert 8-bit pixel value to 24-bit value
assign pixel =
{piece pixel[7:5],5'b0,piece pixel[4:2],5'b0,piece pixel[1:0],6'b0};
endmodule
```

Appendix N: Text Drawer

```
module text drawer (
       input clock 65mhz,
       input [10:0] hcount,
       input [9:0] vcount,
       input [5*8-1:0] player string,
       input [32*8-1:0] string 1,
       input [32*8-1:0] string 2,
       input [6*8-1:0] kb string,
       output [23:0] pixel);
localparam CENTER SCREEN X = 512;
localparam CHAR HEIGHT = 24;
localparam CHAR WIDTH = 16;
localparam TOP MARGIN = 32;
localparam BOTTOM MARGIN = 64;
localparam PADDING = 8;
localparam SQUARE SIZE = 64;
localparam BOARD WIDTH = 64 * 8;
localparam LEFT EDGE BOARD = 64 * 4;
localparam RIGHT EDGE BOARD = LEFT EDGE BOARD + BOARD WIDTH;
localparam TOP EDGE BOARD = TOP MARGIN + CHAR HEIGHT + PADDING +
CHAR HEIGHT;
localparam BOTTOM EDGE BOARD = TOP EDGE BOARD + BOARD WIDTH;
localparam CENTER WHITE GRID X = 64 * 2;
localparam CENTER BLACK GRID X = 64 * 14;
// text for headers
```

```
wire [2:0] hd pixel;
reg [5*8-1:0] hd string;
reg [10:0] hd x;
reg [9:0] hd y;
always @(posedge clock 65mhz)
       begin
               if (vcount < TOP EDGE BOARD - CHAR HEIGHT - (PADDING /
2))
                       begin
                               hd x <= CENTER SCREEN X - (CHAR WIDTH \star
2) - (CHAR WIDTH / 2);
                               hd y <= TOP EDGE BOARD - CHAR HEIGHT -
PADDING - CHAR HEIGHT;
                               hd string <= player string;
                       end
                else if (hcount < CENTER SCREEN X)</pre>
                       begin
                               hd x <= CENTER WHITE GRID X - (CHAR WIDTH
* 2) - (CHAR WIDTH / 2);
                               hd y <= TOP EDGE BOARD - CHAR HEIGHT;
                               hd string <= "WHITE";
                       end
                else
                       begin
                               hd x <= CENTER BLACK GRID X - (CHAR WIDTH
* 2) - (CHAR WIDTH / 2);
                               hd y <= TOP EDGE BOARD - CHAR HEIGHT;
                               hd string <= "BLACK";
                       end
        end
char_string_display hd(clock_65mhz, hcount, vcount,
                       hd_pixel, hd_string, hd_x, hd_y);
defparam hd.NCHAR = 5;
defparam hd.NCHAR BITS = 3;
// text for col letters and row numbers
wire [2:0] col row pixel;
reg [7:0] col row string;
reg [10:0] col row x;
reg [9:0] col row y;
always @(posedge clock 65mhz)
       begin
                if (vcount < TOP EDGE BOARD || vcount >
BOTTOM EDGE BOARD)
                       begin
                                col row y <= (vcount < TOP EDGE BOARD) ?</pre>
(TOP EDGE BOARD - CHAR HEIGHT) : BOTTOM EDGE BOARD;
                               if (hcount < LEFT EDGE BOARD +
SQUARE SIZE)
                                       begin
                                               col row x <=
LEFT EDGE BOARD + (SQUARE SIZE / 2) - (CHAR WIDTH / 2);
                                               col_row_string <= "A";</pre>
                                        end
                                else if (hcount < LEFT EDGE BOARD +
(SQUARE SIZE * 2))
                                       begin
```

```
col row x <=
LEFT EDGE BOARD + (SQUARE SIZE * 1) + (SQUARE SIZE / 2) - (CHAR WIDTH /
2);
                                                  col row string <= "B";</pre>
                                          end
                                 else if (hcount < LEFT EDGE BOARD +
(SQUARE SIZE * 3))
                                         begin
                                                  col row x <=
LEFT EDGE BOARD + (SQUARE SIZE * 2) + (SQUARE SIZE / 2) - (CHAR WIDTH /
2);
                                                  col row string <= "C";</pre>
                                          end
                                 else if (hcount < LEFT EDGE BOARD +
(SQUARE SIZE * 4))
                                         begin
                                                  col row x <=
LEFT EDGE BOARD + (SQUARE SIZE * 3) + (SQUARE SIZE \sqrt{2}) - (CHAR WIDTH \sqrt{2}
2);
                                                  col row string <= "D";</pre>
                                         end
                                 else if (hcount < LEFT EDGE BOARD +
(SQUARE SIZE * 5))
                                         begin
                                                  col row x <=
LEFT EDGE BOARD + (SQUARE SIZE * 4) + (SQUARE SIZE / 2) - (CHAR WIDTH /
2);
                                                  col row string <= "E";</pre>
                                          end
                                 else if (hcount < LEFT EDGE BOARD +
(SQUARE SIZE * 6))
                                         begin
                                                  col row x <=
LEFT EDGE BOARD + (SQUARE SIZE * 5) + (SQUARE SIZE / 2) - (CHAR WIDTH /
2);
                                                  col row string <= "F";</pre>
                                 else if (hcount < LEFT EDGE BOARD +
(SQUARE SIZE * 7))
                                         begin
                                                  col row x <=
LEFT EDGE BOARD + (SQUARE SIZE \star 6) + (SQUARE SIZE \sqrt{2}) - (CHAR WIDTH /
2);
                                                  col row string <= "G";</pre>
                                          end
                                 else if (hcount < LEFT EDGE BOARD +
(SQUARE SIZE * 8))
                                         begin
                                                  col_row_x <=
LEFT EDGE BOARD + (SQUARE SIZE * 7) + (SQUARE SIZE /\sqrt{2}) - (CHAR WIDTH /\sqrt{2}
2);
                                                  col row string <= "H";</pre>
                                         end
                                 else
                                         begin
                                                  col row x \le 0;
                                                  col row string <= " ";</pre>
```

```
end
                        end
                else
                        begin
                                col row x <= (hcount < CENTER SCREEN X) ?</pre>
LEFT EDGE BOARD - CHAR WIDTH : RIGHT EDGE BOARD;
                                if (vcount < TOP EDGE BOARD +
SQUARE SIZE)
                                        begin
                                                col_row_y <=
TOP EDGE BOARD + (SQUARE SIZE / 2) - (CHAR HEIGHT / 2);
                                                col row string <= "8";</pre>
                                else if (vcount < TOP EDGE BOARD +
(SQUARE SIZE * 2))
                                        begin
                                                col row y <=
TOP EDGE BOARD + (SQUARE SIZE * 1) + (SQUARE SIZE / 2) - (CHAR HEIGHT /
2);
                                                col row string <= "7";</pre>
                                        end
                                else if (vcount < TOP EDGE BOARD +
(SQUARE SIZE * 3))
                                        begin
                                                col row y <=
TOP EDGE BOARD + (SQUARE SIZE * 2) + (SQUARE SIZE / 2) - (CHAR HEIGHT /
2);
                                                col row string <= "6";</pre>
                                        end
                                else if (vcount < TOP EDGE BOARD +
(SQUARE SIZE * 4))
                                        begin
                                                 col row y <=
TOP EDGE BOARD + (SQUARE SIZE * 3) + (SQUARE SIZE / 2) - (CHAR HEIGHT /
2);
                                                col row string <= "5";</pre>
                                        end
                                else if (vcount < TOP EDGE BOARD +
(SQUARE SIZE * 5))
                                        begin
                                                 col row y <=
TOP EDGE BOARD + (SQUARE SIZE * 4) + (SQUARE SIZE / 2) - (CHAR HEIGHT /
2);
                                                col row string <= "4";</pre>
                                        end
                                else if (vcount < TOP EDGE BOARD +
(SQUARE SIZE * 6))
                                        begin
                                                col row y <=
TOP EDGE BOARD + (SQUARE SIZE * 5) + (SQUARE SIZE / 2) - (CHAR HEIGHT /
2);
                                                col row string <= "3";</pre>
```

end

begin

(SQUARE SIZE * 7))

else if (vcount < TOP EDGE BOARD +

```
col row y <=
TOP EDGE BOARD + (SQUARE SIZE * 6) + (SQUARE SIZE / 2) - (CHAR HEIGHT /
2);
                                               col row string <= "2";
                                       end
                               else if (vcount < TOP EDGE BOARD +
(SQUARE SIZE * 8))
                                       begin
                                               col row y <=
TOP EDGE BOARD + (SQUARE SIZE * 7) + (SQUARE SIZE / 2) - (CHAR HEIGHT /
2);
                                               col row string <= "1";</pre>
                                       end
                               else
                                       begin
                                               col row y \le 0;
                                               col row string <= " ";
                                       end
                       end
char string display col row(clock 65mhz, hcount, vcount,
                       col row pixel, col row string, col row x,
                       col_row_y);
defparam col_row.NCHAR = 1;
defparam col row.NCHAR BITS = 1;
// text for body (from chess engine and keyboard input)
localparam TOP BODY TEXT = BOTTOM EDGE BOARD + CHAR HEIGHT + PADDING;
localparam SPACE 24 = {" "," "," "," "," "," "};
wire [2:0] body pixel;
reg [32*8-1:0] body_string;
reg [10:0] body x;
reg [9:0] body y;
always @(posedge clock 65mhz)
       begin
               body x <= LEFT EDGE BOARD;
               if (vcount < TOP BODY TEXT + CHAR HEIGHT)
                       begin
                               body y <= TOP BODY TEXT;
                               body string <= string 1;
               else if (vcount < TOP BODY TEXT + (CHAR HEIGHT * 2))</pre>
                       begin
                               body y <= TOP BODY TEXT + CHAR HEIGHT;
                               body string <= string 2;</pre>
                       end
               else
                       begin
                               body_y <= TOP_BODY_TEXT + (CHAR_HEIGHT *
2);
                               body string <= {"> ", kb string,
SPACE 24};
                       end
char string display body(clock 65mhz, hcount, vcount,
                       body pixel, body string, body x, body y);
```

Appendix O: Chess Graphics

```
module chess graphics (
       input clock 65mhz,
       input [10:0] hcount,
       input [9:0] vcount,
       input hsync,
       input vsync,
       input blank,
       input [64*5-1:0] flattened_chessboard,
       input [16*3-1:0] flattened white captures,
       input [16*3-1:0] flattened black captures,
       input [5*8-1:0] player string,
       input [32*8-1:0] string 1,
       input [32*8-1:0] string 2,
       input [6*8-1:0] kb string,
       output reg chsync,
       output reg cvsync,
       output reg cblank,
       output [23:0] cpixel,
       input toggle);
// pixel values for "transparent" colors
localparam [7:0] X1 = 8'h03;
localparam [7:0] X2 = 8'h02;
localparam [23:0] TRANSPARENT 1 =
{X1[7:5],5'b0,X1[4:2],5'b0,X1[1:0],6'b0};
localparam [23:0] TRANSPARENT 2 =
\{X2[7:5], 5'b0, X2[4:2], 5'b0, X2[1:0], 6'b0\};
// general layout
localparam TOP MARGIN = 32;
localparam BOTTOM MARGIN = 64;
localparam PADDING = 8;
localparam CHAR HEIGHT = 24;
// board layout
localparam BOARD WIDTH = 64 * 8;
localparam LEFT EDGE BOARD = 64 * 4;
localparam RIGHT EDGE BOARD = LEFT EDGE BOARD + BOARD WIDTH;
localparam TOP EDGE BOARD = TOP MARGIN + CHAR HEIGHT + PADDING +
CHAR HEIGHT;
localparam BOTTOM EDGE BOARD = TOP EDGE BOARD + BOARD WIDTH;
// grids (of pieces that white and black have captured) layout
localparam TOP EDGE GRID = TOP EDGE BOARD;
localparam LEFT_EDGE_WHITE_GRID = 64;
localparam LEFT EDGE BLACK GRID = 64 * 13;
// instantiate chessboard
wire [23:0] chessboard pixel;
chessboard_drawer cbd(clock_65mhz, LEFT_EDGE_BOARD, TOP_EDGE_BOARD,
                       hcount, vcount, chessboard pixel);
// delay chessboard pixel by 2 clock cycles
```

```
reg [23:0] chessboard pixel d1;
reg [23:0] chessboard pixel d2;
always @(clock 65mhz)
       begin
               chessboard pixel d1 <= chessboard pixel;
               chessboard pixel d2 <= chessboard pixel d1;
        end
// instantiate chess pieces
wire [23:0] chess pieces pixel;
chess pieces drawer cpd(clock 65mhz, LEFT EDGE WHITE GRID,
                       TOP EDGE BOARD, hcount, vcount,
flattened chessboard,
                       flattened white captures,
flattened black captures,
                       chess pieces pixel);
// background for grid of pieces that white has captured
localparam LIGHT = 24'hFF CE 9E;
wire [23:0] white bg pixel;
blob white bg(LEFT EDGE WHITE GRID, hcount, TOP EDGE GRID,
                       vcount, white bg pixel);
defparam white bg.COLOR = LIGHT;
// background for grid of pieces that black has captured
localparam DARK = 24'hD1 8B 47;
wire [23:0] black bg pixel;
blob black_bg(LEFT_EDGE_BLACK_GRID, hcount, TOP_EDGE GRID,
                       vcount, black_bg_pixel);
defparam black bg.COLOR = DARK;
// draw text
wire [23:0] text pixel;
text drawer text(clock 65mhz, hcount, vcount, player string,
                       string_1, string_2, kb_string, text pixel);
// put everything together
reg [23:0] chess pixel;
always @(*)
       begin
               if ((chess pieces pixel == TRANSPARENT 1) ||
                       (chess pieces pixel == TRANSPARENT 2))
                       begin
                               chess pixel <= (chessboard pixel d2 |</pre>
text pixel |
       black bg pixel | white bg pixel);
                       end
               else
                       begin
                               chess pixel <= chess pieces pixel;</pre>
                       end
        end
```

```
assign cpixel = (toggle) ? chess pieces pixel : chess pixel;
// delay haync and vaync by 3 clock cycles to match
// delay of chess pieces graphics module
reg hsync d1;
reg vsync d1;
reg blank d1;
reg hsync d2;
reg vsync d2;
reg blank d2;
always @(posedge clock 65mhz)
        begin
                hsync d1 <= hsync;
                vsync d1 <= vsync;
                blank d1 <= blank;</pre>
                hsync d2 <= hsync d1;
                vsync d2 <= vsync d1;</pre>
                blank d2 <= blank d1;
                chsync <= hsync d2;</pre>
                cvsync <= vsync d2;</pre>
                cblank <= blank d2;</pre>
        end
endmodule
// blob module from lab5, modified to produce 24-bit pixel value
module blob
                                               // default width: 128
        #(parameter WIDTH = 128,
pixels
                                HEIGHT = 64*8,
                                                                // default
height: 64*8 pixels
                                COLOR = 24'hFF FF FF)
                                                                 // default
color: white
        (input [10:0] x, hcount,
         input [9:0] y, vcount,
     output reg [23:0] pixel);
        always @ (x or y or hcount or vcount)
                begin
                        if ((hcount \geq x && hcount < (x+WIDTH)) &&
                                (vcount >= y && vcount < (y+HEIGHT)))</pre>
                                pixel = COLOR;
                        else
                                pixel = 0;
                end
endmodule
```

Appendix P: MATLAB JPG to COE

```
function img2 = IMG2coe8(imgfile, outfile)
% Create .coe file from .jpg image
% .coe file contains 8-bit words (bytes)
% each byte contains one 8-bit pixel
% color byte: [R2,R1,R0,G2,G1,G0,B1,B0]
% img2 = IMG2coe8(imgfile, outfile)
% img2 is 8-bit color image
% imgfile = input .jpg file
% outfile = output .coe file
% Example:
\% \text{ img2} = IMG2coe8('loons240x160.jpg', 'loons240x160.coe');
img = imread(imgfile);
height = size(imq, 1);
width = size(img, 2);
s = fopen(outfile,'wb'); %opens the output file
fprintf(s,'%s\n','; VGA Memory Map ');
fprintf(s,'%s\n','; .COE file with hex coefficients ');
fprintf(s,'; Height: %d, Width: %d\n\n', height, width);
fprintf(s,'%s\n','memory initialization radix=16;');
fprintf(s,'%s\n','memory initialization vector=');
cnt = 0;
img2 = img;
for r=1:height
   for c=1:width
       cnt = cnt + 1;
       R = img(r,c,1);
       G = img(r,c,2);
       B = imq(r,c,3);
       Rb = dec2bin(R, 8);
       Gb = dec2bin(G,8);
       Bb = dec2bin(B, 8);
       img2(r,c,1) = bin2dec([Rb(1:3) '00000']);
       img2(r,c,2) = bin2dec([Gb(1:3) '00000']);
       img2(r,c,3) = bin2dec([Bb(1:2) '000000']);
       Outbyte = [ Rb(1:3) Gb(1:3) Bb(1:2) ];
       if (Outbyte(1:4) == '0000')
           fprintf(s,'0%X',bin2dec(Outbyte));
       else
           fprintf(s,'%X',bin2dec(Outbyte));
       end
       if ((c == width) && (r == height))
           fprintf(s,'%c',';');
       else
           if (mod(cnt, 32) == 0)
               fprintf(s,'%c\n',',');
           else
                   fprintf(s,'%c',',');
           end
       end
   end
end
fclose(s);
```