




6.205



All happy popcats are alike; each unhappy popcat is unhappy in its own way

-Leo Tolstoy Anna Karenina (1877)


Admin

• Week 05: due tomorrow

Week 06 out on Thursday

• Final project teaming preferences due **tonight**! See piazza.

Performance Metrics



- Latency (L):
 - time between arrival of new input and generation of corresponding output.
 - For purely combinational circuits this is just t_{PD}.
 - For sequential circuits, it is the number of flops you travel through times the clock period
- Throughput (T):
 - Rate at which new outputs appear.
 - For purely combinational circuits this is just 1/t_{PD} or 1/L.
 - For fully-pipelined circuits it is 1/1

Division


- The outlier in the + * / set...
- Division is a significantly harder math operation to do compared to multiplication
- Where possible try to avoid
- Try to divide by powers of 2 (use right shift)!
- If you can't avoid we must do it.

One "Bad" Attempt at Division

- In previous lectures looked at *what* this actually builds
- We can ask Vivado to synthesize division logic for us, and it actually will do it.
- This code constrains the act of division to having to exist between two clock edges.:

```
module top level(
      input wire clk 100mhz, //clock @ 100 mhz
      input wire [15:0] sw, //switches
      input wire btnc, //btnc (used for reset)
      input wire btnu, //btnc (used for reset)
      input wire btnl, //btnc (used for reset)
      output logic [15:0] led //just here for the funs
  logic old_btnl;
  logic old btnu;
  logic old btnc;
  logic [15:0] guotient;
  logic [15:0] dividend;
  logic [15:0] divisor;
  assign led = quotient;
 always_ff @(posedge clk_100mhz)begin
    old btnl <= btnl;
    old btnu <= btnu;
    old btnc <= btnc;
  end
  always_ff @(posedge clk_100mhz)begin
    if (btnu & ~old btnu)begin
      quotient<= dividend/divisor; //divide</pre>
    end
    if (btnc & ~old btnc)begin
      dividend <= sw; //divide //load dividend</pre>
    if (btnl & ~old_btnl)begin
      divisor <= sw; //divide //load divisor</pre>
    end
  end
endmodule
```

Circuit Built:



Build the Stupid Divider

Inside vivado.log

Violates timing!


```
Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-21.399| TNS=-129.552| WHS=0.090 | THS=0.000 |
```

Inside post_place_util.rpt

Site Type	l Used	Fixed	Prohibited	Available	Util%
Slice	+ 100	+ 0	+ 0	 l 15850	+ 0.63
SLICEL	l 89	l 0			
SLICEM	l 11	l 0			
LUT as Logic	1 274	l 0	l 0	l 63400	0.43
using 05 output only	l 0	1			
using 06 output only	1 274				
using 05 and 06	l 0				
LUT as Memory	l 0	l 0	l 0	19000	0.00
LUT as Distributed RAM	l 0	l 0			
LUT as Shift Register	l 0	l 0			
Slice Registers	l 55	l 0	l 0	l 126800	0.04
Register driven from within the Slice	l 16	I	l		
Register driven from outside the Slice	1 39	I	l		
LUT in front of the register is unused			l		
LUT in front of the register is used	l 13				
Unique Control Sets	1 4	I	l 0	l 15850	0.03

Now Do same Thing With 32 bits:

```
if (pmod_pin & ~old_pmod_pin) begin
  quotient <= dividend/divisor;
end</pre>
```



*See lecture code for full implementation and build. (divider0)

Build the Stupider Divider...Even Worse

From vivado.log

Phase 23 Post Router Timing

INFO: [Route 35-20] Post Routing Timing Summary

WNS=-72.962| TNS=-1017.985| WHS=0.166 | THS=0.000 |

Phase 23 Post Router Timing | Checksum: 23fd227b7

2. Slice Logic Distribution. (from post_plac	e_util.ı	rpt)	.			Depochements
Site Type	Used	Fixed	l Prohibited	Available	Util%	
+	.+ 303		I 0	8150	1 3.72	
SLICEL	1 202					violator
I SLICEM	101	l 0				4
I LUT as Logic	l 941	l 0	0	32600	1 2.89	
I using 05 output only	1 0					
using 06 output only	919	!	<u> </u>		[
l using 05 and 06	1 22	!				ļ
LUT as Memory	0	1 0	0	9600	0.00	ļ
LUT as Distributed RAM	0	. 0	<u> </u> :		<u> </u>	ļ
using 05 output only	0	!	<u> </u> :		<u> </u>	ļ
using 06 output only	0	!	<u> </u> :		<u> </u>	ļ
using 05 and 06	0				!	!
LUT as Shift Register	0	. 0	<u> </u>		!	!
using 05 output only	0	<u> </u>				1
using 06 output only	1 0	<u> </u>				1
using 05 and 06	0			65300		1
Slice Registers	1 126	0	0	65200	0.19	1
Register driven from within the Slice	51	 			 	1
Register driven from outside the Slice	l 75	[1
LUT in front of the register is unused			 		 	1
LUT in front of the register is used	I 33	 	1	0150	I 0 00	1
Unique Control Sets	1 /	l	0	8150	0.09	1
+	+	+	+		+	+


Summary of the Journey So Far

*dps = divisions per second

Divider	Resource Usage LUT/FF	Latency	Throughput
32 bit "/" (divider 0)	941/126	FAIL (-72.004 ns)	13.888×10 ⁶ dps

which to use?

A Better Divider?



*See lecture code for full implementation and build. (divider0)

Division (an example of an algorithm that takes an unknown amount of time)

```
def divider (dividend, divisor):
    count = 0
    if dividend <=0:
        return (0,divisor)
    if divisor==0:
        return -1
    while dividend>=divisor:
        dividend -= divisor
        count += 1
    return (count, dividend)
```

Super efficient divider \s

A Divider (#1)

```
def divider (dividend, divisor):
    count = 0
    if dividend <=0:
        return (0, divisor)
    if divisor==0:
        return -1
    while dividend>=divisor:
        dividend -= divisor
        count += 1
    return (count, dividend)
```

- This is a Verilog FSM example of the division algorithm above which will run an unknown number of times given a set of inputs
- This is how the functionality of a while loop could be developed in your modules
- Will not handle negative, or 0 or other things
- Give you this 32 bit one in week05

```
nodule divider #(parameter WIDTH = 32) (input wire clk_in,
              input wire rst_in,
              input wire[WIDTH-1:0] dividend in.
              input wire[WIDTH-1:0] divisor_in,
               input wire data_valid_in,
              output logic[WIDTH-1:0] quotient_out,
              output logic[WIDTH-1:0] remainder_out,
              output logic data_valid_out,
              output logic error_out,
              output logic busy_out);
 logic [WIDTH-1:0] quotient, dividend;
 logic [WIDTH-1:0] divisor;
 enum {RESTING, DIVIDING} state;
 always_ff @(posedge clk_in)begin
  if (rst_in)begin
    quotient <= 0;
    dividend <= 0:
    divisor <= 0;
     remainder_out <= 0;
    busy out <= 1'b0;
    error_out <= 1'b0;
     state <= RESTING;</pre>
    data_valid_out <= 1'b0;
   end else begin
     case (state)
       RESTING: begin
        if (data_valid_in)begin
          state <= DIVIDING:
           quotient <= 0;
          dividend <= dividend_in;
          divisor <= divisor in:
          busy_out <= 1'b1;
          error_out <= 1'b0;
        data_valid_out <= 1'b0;
       DIVIDING: begin
        if (dividend<=0)begin
          state <= RESTING; //similar to return statement</pre>
          remainder_out <= dividend;
          quotient out <= quotient:
          busy_out <= 1'b0; //tell outside world i'm done
          error_out <= 1'b0;
          data valid out <= 1'b1: //good stuff!
         end else if (divisor==0)begin
           state <= RESTING:
           remainder_out <= 0;
           quotient out <= 0:
          busy_out <= 1'b0; //tell outside world i'm done</pre>
           error_out <= 1'b1; //ERROR
          data valid out <= 1'b1: //valid ERROR
         end else if (dividend < divisor) begin
          state <= RESTING;
          remainder_out <= dividend;
          quotient out <= quotient:
          busy_out <= 1'b0;
          error out <= 1'b0;
          data_valid_out <= 1'b1; //good stuff!
         end else begin
          //state staying in.
          state <= DIVIDING;
          quotient <= quotient + 1'b1:
          dividend <= dividend-divisor;
      end
    endcase
end
endmodule
```

Build divider1

Phase 12 Post Router Timing INFO: [Route 35-20] Post Routing Timing Summary | WNS=4.533 | TNS=0.000 | WHS=0.164 | THS=0.000 |

2. Slice Logic Distribution

+					
Site Type	l Used	Fixed	Prohibited	Available	Util%
Slice	+ I 52	l 0	0	8150	 0.64
SLICEL	l 39	0			l I
SLICEM	l 13	0			l I
LUT as Logic	l 140	0	0	32600	I 0.43 I
l using 05 output only	l 0				l I
I using 06 output only	l 107				l I
l using 05 and 06	l 33				l l
l LUT as Memory	l 0	0	0	9600	I 0.00 I
l LUT as Distributed RAM	l 0	0			l l
<pre>l using 05 output only</pre>	l 0				l l
I using 06 output only	l 0				l I
l using 05 and 06	l 0				l l
l LUT as Shift Register	1 0	0			1 1
l using 05 output only	1 0				1 1
l using 06 output only	1 0				1 1
l using 05 and 06	1 0				I I
Slice Registers	l 192	0	0	65200	l 0.29 l
Register driven from within the Slice	l 85				
Register driven from outside the Slice	107				
LUT in front of the register is unused					
LUT in front of the register is used	l 58				
Unique Control Sets	l 9		0	8150	0.11
					

For divider1, what is the Good, the Bad, the Ugly?

- What are some nice features?
- What are some not-nice features?



Aside...



Original Italian poster 1967



Americanized poster with the Ugly and the Bad characters swapped



American DVD menu with the artwork appropriately

https://fpga.mit.edu/6205/F25

name of movie

For divider1, though...what are good and bad?

- Good:
- ...
 - Meets timing and actually works!
 - Resource usage is small?
- Bad:
- ...
 - Blocking Implementation (low-throughput)
 - Variable throughput (depends on iterations of FSM!)

Summary of the Journey So Far

*dps = divisions per second

Divider	Resource Usage LUT/FF	Latency	Throughput
32 bit "/" (divider 0)	941/126	FAIL TIMING (-72 ns)	13.888×10 ⁶ dps
Week 5 FSM (divider 1)	140/192	Variable :-/	Variable :-/

which to use?

So How to Fix...?

A Better Algorithm?

 This can't be how computers actually do division in real-life right?

 No there are actual algorithms that are base-2 friendly that we can use instead.

• Further more, there are algorithms that operate in a fixed number of cycles which is also highly desirable

Divider (Fixed # of Steps)


- Assume the Dividend (A) and the divisor (B) have N bits.
- Build a sequential circuit that processes a single subtraction at a time and then cycle the circuit N times.
- This circuit works on unsigned operands; for signed operands one can remember the signs, make operands positive, then correct sign of result.

```
Init: P←0
Load A and B
Repeat N times {
   shift {P,A} left one bit
   temp = P-B
   if (temp >= 0){
      P←temp
      A_{LSB} \leftarrow 1
   }else{
        A_{LSB} \leftarrow 0
Done: Q in A, R in P
```

Divider (Fixed # of Steps)

Assume the Dividend (A) and the divisor (B) have N bits. we can build a sequential circuit that processes a single subtraction at a time and *then cycle the circuit N times*. This circuit works on unsigned operands; for signed operands one can remember the signs, make operands positive, then

correct sign of result.




```
Init: P←0
Load A and B
Repeat N times {
   shift {P,A} left one bit
   temp = P-B
   if (temp >= 0){
      P←temp
      A_{LSB} \leftarrow 1
   }else{
        A_{LSB} \leftarrow 0
}
Done: Q in A, R in P
```

https://fpga.mit.edu/620

10/7/25

Divider

Р	Α	P-B	7/3 0111/11 B=0011					
0000	0111		Initial value					
0000	1110		Shift					
0000		-3	Subtract					
0000	111 <mark>0</mark>		Restore, set A _{lsb} = 0					
0001	1100		Shift					
0001		-2	Subtract					
0001	1100		Restore, set A _{Isb} = 0					
0011	1000		Shift					
0011		0	Subtract					
0000	100 <mark>1</mark>		Subtact, set A _{Isb} = 1					
0001	0010		Shift					
0001		-2	Subtract					
0001	0010		Restore, set A _{Isb} = 0					
R	Q							



```
Init: P←0
Load A and B

Repeat N times {
    shift {P,A} left one bit
    temp = P-B
    if (temp >= 0){
        P←temp
        A_LSB←1
    }else{
        A_LSB←0
    }
}

Done: Q in A, R in P
```

Just prove it to yourself in Python first!!!

- I almost always try to sketch out algorithms in either Python or C first to see how they are supposed to work.
- If you can't do it in Python, you have little hope of getting it right in Verilog

```
def divider (dividend, divisor):
    0 = q
    a = dividend
    b = divisor
    for i in range(32):
        p = p&0xFFFFFFFF #clip at 32 bits
        a = a&0xFFFFFFFF #clip at 32 bits
        p = (p << 1) \mid ((a>>31)&0x1)
        a = a << 1
        temp = p-b
        if temp >= 0:
             p = temp
             a = a|1
        else:
             a = a \mid 0
        print(a,b,p)
    return (a, p)
```

divider2

- This is an FSM implementation of the "smarter" algorithm just shown:
- Latency:
 - 32 clock cycles (one for each bit)
- Throughput:
 - 1/32 clock cycles
- This is "blocking" implementation, meaning that when it is running it cannot accept new inputs.
- Even with some sort of FIFO, this will never process more than 1 division per 32 cycles.
- Simulate to verify it works.

```
module divider2 #(parameter WIDTH = 32) (input wire clk_in,
                input wire rst in.
                input wire[WIDTH-1:0] dividend_in,
                input wire[WIDTH-1:0] divisor_in,
                input wire data_valid_in,
                output logic[WIDTH-1:0] quotient out.
                output logic[WIDTH-1:0] remainder_out,
                output logic data valid out.
                output logic error out,
               output logic busy_out);
 logic [WIDTH-1:0] quotient, dividend;
 logic [WIDTH-1:0] divisor;
  logic [5:0] count;
 logic [31:0] p:
 enum {RESTING, DIVIDING} state;
 always_ff @(posedge clk_in)begin
   if (rst_in)begin
     quotient <= 0;
     dividend <= 0:
     divisor <= 0;
     remainder_out <= 0;
     busy_out <= 1'b0;
     error out <= 1'b0:
     state <= RESTING;</pre>
     data_valid_out <= 1'b0;
     count <= 0;
   end else begin
     case (state)
       RESTING: begin
         if (data_valid_in)begin
           state <= DIVIDING;</pre>
           auotient <= 0;
           dividend <= dividend in:
           divisor <= divisor in:
           busy_out <= 1'b1;
           error_out <= 1'b0;
           count <= 31;//load all up
           p <= 0;
         data_valid_out <= 1'b0;
       DIVIDING: begin
         if (count==0)begin
           if ({p[30:0],dividend[31]}>=divisor[31:0])begin
              remainder_out <= {p[30:0],dividend[31]} - divisor[31:0];</pre>
              quotient_out <= {dividend[30:0],1'b1};
            end else begin
             remainder_out <= {p[30:0],dividend[31]};</pre>
              quotient_out <= {dividend[30:0],1'b0};
            busy_out <= 1'b0; //tell outside world i'm done</pre>
            error_out <= 1'b0;
           data_valid_out <= 1'b1; //good stuff!
           if ({p[30:0],dividend[31]}>=divisor[31:0])begin
              p <= {p[30:0],dividend[31]} - divisor[31:0];</pre>
              dividend <= {dividend[30:0],1'b1};</pre>
            end else begin
              p <= {p[30:0],dividend[31]};</pre>
             dividend <= {dividend[30:0],1'b0};</pre>
           count <= count-1:
       end
     endcase
   end
 end
```

Build divider2:

Phase 12 Post Router Timing

INFO: [Route 35-20] Post Routing Timing Summary |

WNS=5.214

TNS=0.000 | WHS=0.167 | THS=0.000

2. Slice Logic Distribution

Site Type	+ Used	Fixed	Prohibited	+ Available	++ Util%
Slice	1 55		0	l 8150	 0.67
SLICEL	I 40	0 1			
SLICEM	l 15	0 1	_		
LUT as Logic	l 125	0 1	0	32600	0.38
using 05 output only	1 0				
using 06 output only	l 67				!!
l using 05 and 06	I 58				
LUT as Memory	0	0 1	0	l 9600	0.00
LUT as Distributed RAM	0	0 1			!!!
using 05 output only	1 0				!!!
using 06 output only	1 0				!!!
using 05 and 06	0				!!!
LUT as Shift Register	0	0 1			!!!
using 05 output only	0				!!!
using 06 output only	1 0				!!!
using 05 and 06	1 0		_		
Slice Registers	l 197	0 1	0	l 65200	l 0.30 l
Register driven from within the Slice	94				!!!
Register driven from outside the Slice	I 103				!!!
LUT in front of the register is unused	I 46				
l LUT in front of the register is used	l 57				
l Unique Control Sets	l 10		0	l 8150	0.12
+	+			+	++

For divider2, ...what are good and bad?

• Good:

• ...

- Meets timing
- Nominally the same resource usage as before
- Runs in fixed number of cycles!
- Bad:

• ...

Blocking Implementation (low-throughput)

Summary of the Journey So Far

*dps = divisions per second


Divider	Resource Usage LUT/FF	Latency	Throughput (@100MHz)
32 bit "/" (divider 0)	941/126	FAIL TIMING (-72 ns)	1.3888×10 ⁶ dps
Week 5 FSM (divider 1)	140/192	Variable :-/	Variable :-/
Smart FSM (divider 2)	125/197	32 cycles	1/32 (3.125×10 ⁶ dps)

which to use?

Can We Make it Better?


Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary WNS=5.214 | TNS=0.000 | WHS=0.167 | THS=0.000 |

- We have a lot of slack with this current design.
- Currently kinda doing something like this:



Could We Instead...


• Instead of this:



Latency: 32*T_{clk}
Throughput: 1/ (32*T_{clk})

MIGHT use less logic, flops

• Do this:



Latency: 16*T_{clk}

Throughput: 1/ (16*T_{clk})

Divider2b: Wedge a second iteration into each clock cycle:

- I did not mix-n-match
 blocking/non-blocking in my
 always_ff because I
 realize that to err is human
 and this will lead to my
 downfall, if not today, then
 tomorrow
- Instead made an always_comb with some "temp" variables to hold the result of the first iteration

```
DIVIDING: begin
          if (count==1)begin
            state <= RESTING:
            if ({p_temp[30:0],div_temp[31]}>=divisor[31:0])begin
              remainder_out <= {p_temp[30:0],div_temp[31]} - divisor[31:0];</pre>
              quotient_out <= {div_temp[30:0],1'b1};</pre>
            end else begin
              remainder_out <= {p_temp[30:0],div_temp[31]};</pre>
              quotient_out <= {div_temp[30:0],1'b0};</pre>
            busy_out <= 1'b0; //tell outside world i'm done</pre>
            error_out <= 1'b0;
            data_valid_out <= 1'b1; //good stuff!</pre>
          end else begin
            if ({p_temp[30:0],div_temp[31]}>=divisor[31:0])begin
              p <= {p_temp[30:0],div_temp[31]} - divisor[31:0];</pre>
              dividend <= {div_temp[30:0],1'b1};</pre>
            end else begin
              p <= {p_temp[30:0],div_temp[31]};</pre>
              dividend <= {div temp[30:0],1'b0};
            count <= count-2:
        end
      endcase
    end
 //extra:
  logic [31:0] p_temp;
  logic [31:0] div_temp;
  always_comb begin
   if ({p[30:0],dividend[31]}>=divisor[31:0])begin
      p \text{ temp} = \{p[30:0], dividend[31]\} - divisor[31:0];
      div_temp = {dividend[30:0],1'b1};
     p_temp = {p[30:0],dividend[31]};
      div temp = {dividend[30:0],1'b0};
   end
endmodule
```

Build divider2b:

Phase 12 Post Router Timing

INFO: [Route 35-20] Post Routing Timing Summary

WNS=1.561

TNS=0.000 | WHS=0.160 | THS=0.000

2. Slice Logic Distribution

+	+	+	+		· · · · · · ·
Site Type	l Used	l Fixed	Prohibited	Available	Util%
	+ I 67	 0	 0	8150	0.82
SLICEL	l 44	1 0			1
I SLICEM	l 23	l 0			ı
I LUT as Logic	l 185	l 0	0	32600	0.57 l
I using 05 output only	l 0				ı
I using 06 output only	l 125				
l using 05 and 06	l 60				
I LUT as Memory	l 0	l 0	0	9600	0.00
I LUT as Distributed RAM	l 0	l 0			l l
I using 05 output only	l 0				l I
I using 06 output only	l 0				l l
l using 05 and 06	l 0				l l
I LUT as Shift Register	l 0	l 0		,	
I using 05 output only	l 0				1
I using 06 output only	l 0				1
l using 05 and 06	l 0				1
Slice Registers	l 197	l 0	0	65200	0.30
I Register driven from within the Slice	l 92				- 1
I Register driven from outside the Slice	l 105				l
LUT in front of the register is unused	l 35				ı
LUT in front of the register is used	l 70				
Unique Control Sets	l 9	l	0	8150	0.11
4		L	L	L	L -

For divider2b, ...what are good and bad?

- Good:
- ...
 - Meets timing
 - Improved, fixed throughput (2X)
 - Latency improved (1/2X)
- Bad:
- ...
 - Blocking Implementation (low-throughput)
 - Resource usage a little bit higher

Summary of the Journey So Far

*dps = divisions per second

Divider	Resource Usage LUT/FF	Latency	Throughput (@100MHz)
32 bit "/" (divider 0)	941/126	FAIL TIMING (-72 ns)	1.3888×10 ⁶ dps
Week 5 FSM (divider 1)	140/192	Variable :-/	Variable :-/
Smart FSM (divider 2)	125/197	32 cycles	1/32 (3.125×10 ⁶ dps)
Smarter FSM (divider 2b)	185/197	16 cycles	1/16 (6.25×10 ⁶ dps)

which to use?

Make it Better?

• Easiest thing to try is to shove *three steps or four steps* of the algorithm into one clock cycle?

- Maybe?
- lunno
- Maybe?

Attempt at divider2c...try to do three layers of the algorithm on one clock

cycle

- Used some more poorly named variables to act as intermediaries
- But should work "in theory"*

*to use the terminology of a student trying to convince me that they achieved what they set out to do on their final project when they did not.

```
DIVIDING: begin
        if (count==1)begin
          state <= RESTING;</pre>
          if ({p temp2[30:0].div temp2[31]}>=divisor[31:0])begin
            remainder_out <= {p_temp2[30:0],div_temp2[31]} - divisor[31:0];</pre>
            quotient_out <= {div_temp2[30:0],1'b1};</pre>
          end else begin
            remainder_out <= {p_temp2[30:0],div_temp2[31]};</pre>
            quotient_out <= {div_temp2[30:0],1'b0};</pre>
          busy_out <= 1'b0; //tell outside world i'm done</pre>
          error_out <= 1'b0;
          data_valid_out <= 1'b1; //good stuff!</pre>
        end else begin
          if ({p_temp2[30:0],div_temp2[31]}>=divisor[31:0])begin
            p <= {p_temp2[30:0],div_temp2[31]} - divisor[31:0];</pre>
            dividend <= {div_temp2[30:0],1'b1};</pre>
            p <= {p_temp2[30:0],div_temp2[31]};</pre>
            dividend <= {div_temp2[30:0],1'b0};</pre>
          count <= count-2:
    endcase
  end
end
//extra:
logic [31:0] p_temp;
logic [31:0] div_temp;
logic [31:0] p_temp2;
logic [31:0] div_temp2;
always_comb begin
 if ({p[30:0],dividend[31]}>=divisor[31:0])begin
    p temp = {p[30:0],dividend[31]} - divisor[31:0];
    div_temp = {dividend[30:0],1'b1};
  end else begin
    p_temp = {p[30:0],dividend[31]};
    div_temp = {dividend[30:0],1'b0};
  if ({p_temp[30:0],div_temp[31]}>=divisor[31:0])begin
    p_temp2 = {p_temp[30:0],div_temp[31]} - divisor[31:0];
    div_temp2 = {div_temp[30:0],1'b1};
    p_temp2 = {p_temp[30:0],div_temp[31]};
    div_temp2 = {div_temp[30:0],1'b0};
end
```

Build divider2c:

Phase 25 Post Router Timing

INFO: [Route 35-20] Post Routing Timing Summary

WNS = -2.343

TNS=-66.953| WHS=0.159 | THS=0.000

2. Slice Logic Distribution

Timing Failed...got greedy...tried to fly too close to the sun, Icarus

+	+		<u></u>	+	+ -
Site Type	l Used l	Fixed	Prohibited	Available	Util%
+	+ 88	 0	0	 l 8150	 1.08
SLICEL	i 66 i	0 i			
SLICEM	I 22 I	0 1			i i
I LUT as Logic	 I 234 I	0 1	0	l 32600	0.72 l
I using 05 output only	0	I			
I using 06 output only	l 160 l	I			l l
l using 05 and 06	l 74 l	l I			
LUT as Memory	0	0 1	0	l 9600	0.00
LUT as Distributed RAM	0	0 1			
<pre>l using 05 output only</pre>	0				
I using 06 output only	0				
l using 05 and 06	0	l I			
l LUT as Shift Register	0	0 1			l l
I using 05 output only	0	l I			l l
I using 06 output only	0	l I			l l
l using 05 and 06	0	l I			l l
Slice Registers	l 197 l	0 1	0	l 65200	l 0.30 l
Register driven from within the Slice	l 96 l	l			
Register driven from outside the Slice	101			 -	
LUT in front of the register is unused	31	. !		<u> </u>	
LUT in front of the register is used	70	. !	_		
Unique Control Sets	1 9 1	 	0	l 8150	0.11
+	+			+	++

Another interesting feature

Notice this number:

```
Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-2.343 | TNS=-66.953| WHS=0.159 | THS=0.000 |
```


Whereas a design that worked earlier is this:

```
Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.561 | TNS=0.000 | WHS=0.160 | THS=0.000 |
```

- Designs which fit timing easily will go through fewer phases of optimization
- Vivado will give up after too many phases and can't achieve

Summary so far...

- So we've made some gains by:
 - picking a better algorithm (something suited to base 2)
 - Shoving more iterations of the cycle between the clock edges...



Latency still bad though :/

Can We Make it Better?


 We have an algorithm that takes a fixed amount of cycles per divide (32 in our case)

 Because of this we know exactly how many calculations we need to do.


• This allows us to set up a fully-pipelined system (can't easily do in a variable-run-time algorithm)

What?

Currently we're doing something like this:



• What if we instead did this ("unwrap the loop"):



divider3

- Fully pipelined 32 step division
- Each step is carried out and results placed in registers which are used by next step in pipeline
- Latency still 32 cycles
- Throughput is now 1/1 cycle
 - Assembly line! Stage 0 can always have something to do
- Simulate it (it works)
- Now build...

```
module divider3 #(parameter WIDTH = 32) (input wire clk in,
                 input wire rst_in,
                 input wire[WIDTH-1:0] dividend_in,
                 input wire[WIDTH-1:0] divisor_in,
                input wire data_valid_in,
                output logic[WIDTH-1:0] quotient_out,
                 output logic[WIDTH-1:0] remainder_out,
                output logic data_valid_out,
                output logic error out,
                 output logic busy_out);
  logic [31:0] p[31:0]; //32 stages
  logic [31:0] dividend [31:0];
 logic [31:0] divisor [31:0];
 logic data_valid [31:0];
 assign data_valid_out = data_valid[31];
 assign quotient_out = dividend[31];
 assign remainder_out = p[31];
 always_ff @(posedge clk_in)begin
    data_valid[0] <= data_valid_in;</pre>
    if (data_valid_in)begin
      divisor[0] <= divisor_in;</pre>
      if ({31'b0,dividend_in[31]}>=divisor_in[31:0])begin
        p[0] <= {31'b0,dividend_in[31]} - divisor_in[31:0];</pre>
        dividend[0] \leftarrow \{dividend in [30:0], 1'b1\};
      end else begin
        p[0] <= {31'b0,dividend_in[31]};</pre>
        dividend[0] <= {dividend_in[30:0],1'b0};</pre>
      end
    for (int i=1; i<32; i=i+1)begin
      data_valid[i] <= data_valid[i-1];</pre>
      if ({p[i-1][30:0], dividend[i-1][31]}>=divisor[i-1][31:0]) begin
        p[i] \leftarrow \{p[i-1][30:0], dividend[i-1][31]\} - divisor[i-1][31:0];
        dividend[i] <= {dividend[i-1][30:0],1'b1};
      end else begin
        p[i] \leftarrow \{p[i-1][30:0], dividend[i-1][31]\};
        dividend[i] <= {dividend[i-1][30:0],1'b0};</pre>
      divisor[i] <= divisor[i-1];</pre>
    end
 end
endmodule
```

How to "Unwrap/Unroll"?

```
logic [31:0] p[31:0]; //32 stages
logic [31:0] dividend [31:0];
logic [31:0] divisor [31:0];
logic data_valid [31:0];

assign data_valid_out = data_valid[31];
assign quotient_out = dividend[31];
assign remainder_out = p[31];

always_ff @(posedge clk_in)begin
    data_valid[0] <= data_valid_in;
    if (data_valid_in)begin
    divisor[0] <= divisor_in;
    if ({31'b0,dividend_in[31]}>=divisor_in[31:0])begin
        p[0] <= {31'b0,dividend_in[31]} - divisor_in[31:0];
        dividend[0] <= {dividend_in[30:0],1'b1};
end_else_begin</pre>
```

Variables at each point on an algorithm's iteration are now separate

```
Init: P←0
Load A and B

Repeat N times {
    shift {P,A} left one bit
    temp = P-B
    if (temp >= 0){
        P←temp
        A_LSB←1
    }else{
        A_LSB←0
    }
}

Done: Q in A, R in P
```

Compare to the FSM based approach before where there was one p variable, for example

```
output logic busy_out);
logic [WIDTH-1:0] quotient, dividend;
logic [WIDTH-1:0] divisor;
logic [5:0] count;
logic [31:0] p;
enum {RESTING, DIVIDING} state;
```

How to "Unroll"?

Have your initial stage of variables being processed


```
Use index variables to refer
always_ff @(posedge clk_in)begin
                                                                           backwards in "history" of the
  data_valid[0] <= data_valid_in;</pre>
  if (data_valid_in)begin
                                                                           algorithm...not in time, but space
    divisor[0] <= divisor_in;</pre>
    if ({31'b0,dividend_in[31]}>=divisor_in[31:0])begin
      p[0] <= {31'b0,dividend_in[31]} - divisor_in[31:0];</pre>
      dividend[0] <= {dividend_in[30:0],1'b1};</pre>
    end else begin
      p[0] <= {31'b0,dividend_in[31]};</pre>
     dividend[0] <= {dividend_in[30:0],1'b0}</pre>
    end
  end
  for (int i=1; i<32; i=i+1) begin
   data_valid[i] <= data_valid[i-1];</pre>
   if ({p[i-1][30:0], dividend[i-1][31]}>=divisor[i-1][31:0])begin
     p[i] \leftarrow \{p[i-1][30:0], dividend[i-1][31]\} + divisor[i-1][31:0];
      dividend[i] <= {di
                                          p[i] \leftarrow \{p[i-1][30:0], dividend[i-1][31]\};
    end else begin
      p[i] \le \{p[i-1][30]
      dividend[i] <= {dividend[i-1][30:0],1'b0};</pre>
    end
    divisor[i] <= divisor[i-1];</pre>
  end
end
```

Previously in FSM, register p referred to its past self!


```
p <= {p[30:0],dividend[31]};</pre>
```

Nice...fully unrolled

Were previously doing this:



Now instead do this ("unwrap the loop"):



Build divider3

Phase 12 Post Router Timing

INFO: [Route 35-20] Post Routing Timing Summary

WNS=3.738

2. Slice Logic Distribution

+		+	+		<u></u>	+	+
	Site Type	l Used	l Fixed	l Prohibited	Available	Util%	I
+ Slice		+ 492	+ 0	+ I 0	 8150	+ 6.04	
SLICEL		1 336	I 0	İ	0130		I
SLICEM		1 156	I 0			i	I
LUT as Logic		1504	0	0	32600	4.61	7
l using 05 outpu	+ only	1 0	l		32000	1.01	i
l using 06 outpu		999	İ			' 	¦
l using 05 and 0		1 505	i			i	il
I LUT as Memory		58	I 0	0	9600	0.60	il
LUT as Distrib	uted RAM	0	0			1	i
l using 05 out		I 0	i			İ	<u>'</u>
l using 06 out		i 0	i			i I	Resource
l using 05 and		i 0	i			i I	hesource
LUT as Shift R		58	i 0			i	usage went
l using 05 out		i 17	i	İ		i	l dage wert
l using 06 out		i 41	i	İ		i İ	iway up!
l using 05 and		1 0	i	İ	·	<u> </u>	
Slice Registers		1632	. 0	0	65200	2.50	Why?
	n from within the Slice	1052	i		03200		
	n from outside the Slice	580	i			i	i
	of the register is unused	194	i	· 		i I	I
	of the register is used	1 386	i	· 	· 	I	
Unique Control S		. 300 I 7		I 0	8150	0.09	
1 Official S	C C S	, ,	'	•	0130	0.05	1

We should expect increased resource usage!!

We've traded resources for throughput

 Now can do 100 million divisions per second as opposed to ~3 million or 6 million per second from before

For divider3, ...what are good and bad?

- Good:
- ...
 - Meets timing
 - Improved, fixed throughput (32X) compared to v2
 - Latency the same (compared to v2)
- Bad:
- ...
 - Resource usage *significantly* higher

Summary of the Journey So Far

*dps = divisions per second


Divider	Resource Usage LUT/FF	Latency	Throughput (@100MHz)
32 bit "/" (divider 0)	941/126	FAIL TIMING (-72 ns)	1.3888×10 ⁶ dps
Week 5 FSM (divider 1)	140/192	Variable :-/	Variable :-/
Smart FSM (divider 2)	125/197	32 cycles	1/32 (3.125×10 ⁶ dps)
Smarter FSM (divider 2b)	185/197	16 cycles	1/16 (6.25×10 ⁶ dps)
Full Piped Smarter (3)	1562/1632	32 cycles	1/1 (1000×10 ⁶ dps)


which to use?

Do it Better?


Can I get my result faster?

 $L = N * t_{clk}$, $T = 1/t_{clk}$





 $L = 0.5*N*t_{clk}$, $T = 1/t_{clk}$ And maybe use fewer registers!!!:



divider4

- Improved Pipeline
- Shove two stages of our algorithm between each register pair.
- Therefore this should allow the same throughput of division but a halving of latency!
- In theory anyways.
- Simulate it (it works)
- Now build...

```
module divider4 #(parameter WIDTH = 32) (input wire clk in,
                input wire rst_in,
                input wire[WIDTH-1:0] dividend_in,
                input wire[WIDTH-1:0] divisor_in,
                input wire data_valid_in,
                output logic[WIDTH-1:0] quotient_out,
                output logic[WIDTH-1:0] remainder out,
                output logic data_valid_out,
                output logic error_out,
                output logic busy_out);
 logic [31:0] p[31:0]; //32 stages
 logic [31:0] dividend [31:0];
 logic [31:0] divisor [31:0];
 logic data_valid [31:0];
 assign data_valid_out = data_valid[31];
 assign quotient_out = dividend[31];
 assign remainder_out = p[31];
 always @(*) begin
   data_valid[0] = data_valid_in;
   divisor[0] = divisor_in;
   if (data_valid_in)begin
     if ({31'b0,dividend_in[31]}>=divisor_in[31:0])begin
        p[0] = {31'b0, dividend in[31]} - divisor in[31:0];
        dividend[0] = {dividend_in[30:0],1'b1};
     end else begin
       p[0] = {31'b0,dividend_in[31]};
        dividend[0] = {dividend_in[30:0],1'b0};
    for (int i=2: i<32: i=i+2)begin
     data valid[i] = data valid[i-1];
     if ({p[i-1][30:0],dividend[i-1][31]}>=divisor[i-1][31:0])begin
       p[i] = \{p[i-1][30:0], dividend[i-1][31]\} - divisor[i-1][31:0];
        dividend[i] = {dividend[i-1][30:0],1'b1};
     end else begin
       p[i] = \{p[i-1][30:0], dividend[i-1][31]\};
        dividend[i] = {dividend[i-1][30:0],1'b0};
     divisor[i] = divisor[i-1];
 always_ff @(posedge clk_in)begin
   for (int i=1; i<32; i=i+2)begin
     data_valid[i] <= data_valid[i-1];</pre>
     if ({p[i-1][30:0],dividend[i-1][31]}>=divisor[i-1][31:0])begin
        p[i] \leftarrow \{p[i-1][30:0], dividend[i-1][31]\} - divisor[i-1][31:0];
       dividend[i] <= {dividend[i-1][30:0],1'b1};</pre>
     end else begin
       p[i] \leftarrow \{p[i-1][30:0], dividend[i-1][31]\};
       dividend[i] <= {dividend[i-1][30:0].1'b0}:</pre>
     divisor[i] <= divisor[i-1];</pre>
   end
 end
endmodule
```

Build divider4

Pass timing by 76 picoseconds

Phase 25 Post Router Timing INFO: [Route 35-20] Post Routing Timing Summary	I WNS=0.076	TNS=0.000 WHS=0.061	THS=0.000
---	-------------	-----------------------	-----------

$\hbox{2. Slice Logic Distribution}\\$


Flip flop usage dropped by a lot! (prev 2.50%) Why?

+	+	+	+		+
Site Type	l Used	l Fixed	l Prohibited	Available	Util%
	+ 456	I 0	+ 0	8150	 5.60
l SLICEL	l 307	l 0			l
l SLICEM	l 149	l 0			l
l LUT as Logic	l 1497	l 0	l 0	32600	1 4.59
l using 05 output only	1 0		l		l
l using 06 output only	l 991		l		l
l using 05 and 06	l 506		l		l
l LUT as Memory	l 54	0	l 0	9600	0.56
l LUT as Distributed RAM	l 0	l 0	l		l
l using 05 output only	l 0		l		l
l using 06 output only	l 0		l		l
l using 05 and 06	l 0		l		l
l LUT as Shift Register	l 54	l 0			l
l using 05 output only	1 0				l
l using 06 output only	l 54		l		l
l using 05 and 06	1 0			l <u> </u>	
Slice Registers	l 909	l 0	l 0	l 6520 0	1.39
Register driven from within the Slice	l 550			l	
l Register driven from outside the Slice	l 359				
LUT in front of the register is unused	l 101		l		
LUT in front of the register is used	1 258		l		
Unique Control Sets	1 7	l	I 0	l 8150	0.09
	+	+	+	+	+


Fewer Flip Flops

• Should be expected!

Previously:



Currently:



Summary of the Journey So Far

*dps = divisions per second

Divider	Resource Usage LUT/FF	Latency	Throughput (@100MHz)
32 bit "/" (divider 0)	941/126	FAIL TIMING (-72 ns)	1.3888×10 ⁶ dps
Week 5 FSM (divider 1)	140/192	Variable :-/	Variable :-/
Smart FSM (divider 2)	125/197	32 cycles	1/32 (3.125×10 ⁶ dps)
Smarter FSM (divider 2b)	185/197	16 cycles	1/16 (6.25×10 ⁶ dps)
Full Piped Smarter (3)	1562/1632	32 cycles	1/1 (100×10 ⁶ dps)
Doubled Piped(div 4)	1551/909	16 cycles	1/1 (100×10 ⁶ dps)

which to use?

Summary of the Journey

Divider	Resource Usage %LUT/%FF	Latency	Throughput
32 bit /	3.72/0.29	FAIL (-72.004 ns)	FAIL (1/L)
divider 1 (lec06/week5)	0.64/0.29	Variable	Variable
divider 2	0.67/0.30	32	1/32
divider 2b	0.82/0.30	16	1/16
divider 2c	1.08/0.30	FAIL (-2.3ns)	FAIL (1/L)
divider 3	6.04/2.50	32	1/1
divider 4	5.64/1.41	16	1/1

which to use?

Conclusions

- First: Use a good algorithm!
 - Doing things stupidly can only work out so well (not well)!
 - Prove/model the algorithm in a friendly environment!

• Second:

- Figure out what we (you, customer) actually need...
- Need to divide every clock cycle?
- Need to divide every million clock cycles?
- How quickly do you need results?

More Conclusions

- Some tasks can be parallelized.
 - (adding an array up...See Lecture 02 with big_adder)
 - Aka "embarrassingly parallel"
- Some tasks *cannot* be parallelized and steps must be done sequentially:
 - 10 violinists cannot play a violin solo ten times as fast
 - Division is an iterative process inherently
- If must be done sequentially:
 - Variable-length or Fixed-length Algorithm?

Algorithms

 Variable-length algorithm are generally implemented as type of state machine


- Fixed-length algorithms can be more flexible:
 - FSM (blocking)
 - Fully pipeline (assembly-line)
 - Mixture in between

Optimize for Need!


 All those options allow one to vary between amounts of pipelining and iterative behavior

```
Init: P←0, load A and B
Repeat N times {
    shift {P,A} left one bit
    temp = P-B
    if (temp >= 0){
        P←temp
        A_LSB←1
    }else{
        A_LSB←0
    }
}
Done: Q in A, R in P
```

 $L = N*t_{clk}$, $T = 1/t_{clk}$ At small t_{clk} But use lots of resources:



 $L = 0.5*N*t_{clk}$, $T = 1/t_{clk}$ At larger t_{clk} But uses slightly fewer of resources:




Honestly minimal benefit to this at least for divider since it now barely passes timing

Optimize for Need!

 All those options allow one to vary between amounts of pipelining and iterative behavior

```
Init: P←0, load A and B
Repeat N times {
    shift P,A left one bit
    temp = P-B
    if (temp >= 0){
        P←temp
        A_LSB←1
    }else{
        A_LSB←0
    }
}
Done: Q in A, R in P
```


 $L = N * t_{clk}$, $T = 1/(N * t_{clk})$ At small t_{clk} But use very few resources:



← Takes N cycles to divide and can't accept new inputs during that time


Takes N cycles to divide but can take a new input every ✓ N/M cycles

 $L = N^*t_{clk}$ $T = 1/(N/M^*t_{clk})$ At small t_{clk} **But uses more of resources:**




A lot of Algorithms are Repetition-Based though

• Let's say we need to compute F(F(F(X))). Do we build our hardware like this?:



Or like this:?



What Aspects of an Algorithm Can be "Pre-computed" at compile/design time rather than run-time in hardware!

Consider simple adder code in RISC-V Assembly:

```
.data
.text
.global main
main:
    li a0, 10 # Let N = 10 (upper limit of loop)
    li t0, 0 # i = 0 (loop counter in t0)
    li t1, 0 # sum = 0 (accumulator in t1)
loop_start:
    bge t0, a0, loop_end # If i >= N, exit loop
    add t1, t1, t0 # sum = sum + i (loop body)
    addi t0, t0, 1 # i++ (update)
    j loop_start # Jump back to loop_start
loop_end:
# Program continues after the loop
# For example, print the sum or exit
```

Sums numbers from 1 to 10 (stupid yes, but trying to demonstrate point)


In a Pipelined System...

 Some branch and jump instructions related to loops no longer need to happen at run-time. They are executed when you design it

```
.data
.text
.global main
main:
    li a0, 10 # Let N = 10 (upper limit of loop)
    li t0, 0 # i = 0 (loop counter in t0)
    li t1, 0 # sum = 0 (accumulator in t1)
loop_start:
    bge t0, a0, loop_end # If i >= N, exit loop
    add t1, t1, t0 # sum = sum + i (loop body)
    addi t0, t0, 1 # i++ (update)
    j loop_start # Jump back to loop_start
loop_end:
# Program continues after the loop
# For example, print the sum or exit
```

While the algorithm is the same, "when" certain lines of it "run" can be different in hardware and software!

This is the Great Tradeoff!




• Lots of options/dimensions. Based on what you need for the design!

Most of what you may need to do can be framed in this way

- What about the "other" math operations?
- Square root?
- Trig functions?
- Exponents?
- Anything else?
- There's usually a "smart" way to do it.


CORDIC

- <u>Coordinate</u> <u>Rotation</u> <u>Digital</u>
 <u>Computer</u>
- Super versatile class of iterative algorithms that are used widely in hardware because they are relatively simple to implement (mostly just shifts and adds and compares)
- Can operate quite efficiently using a minimal amount of resources



Generalized CORDIC

The three equations are iterated



Different Modes

Mode	Rotation	Vectoring
Wode	$d_i = \mathrm{sgn}\ (z_i), z \to 0$	$d_i = -\mathrm{sgn}(y_i), y \to 0$
Circular $\mu = 1$ $\alpha_{i} = \tan^{-1} 2^{-i}$	$ \begin{array}{ccc} x & \longrightarrow & K(x\cos z - y\sin z) \\ y & \longrightarrow & K(y\cos z + x\sin z) \\ z & \longrightarrow & 0 \end{array} $	$ \begin{array}{cccc} x & \longrightarrow & & & & & & \\ y & \longrightarrow & & & & \\ z & \longrightarrow & & & & \\ \end{array} $ $ \begin{array}{cccc} X & \longrightarrow & & & & \\ & & & & & \\ & & & & & \\ & & & & $
Linear $\mu = 0$ $\alpha_{i} = 2^{-i}$	$ \begin{array}{cccc} x & & & & & & \\ y & & & & & \\ z & & & & & \\ \end{array} $ $ \begin{array}{cccc} x & & & & \\ y + xz & & & \\ z & & & & \\ \end{array} $	$ \begin{array}{cccc} x & & & & & & \\ y & & & & & \\ z & & & & & \\ \end{array} $
Hyperbolic $\mu = -1$ $\alpha_{i} = \tanh^{-1}2^{-i}$	$ \begin{array}{ccc} x & \longrightarrow & K'(x \cosh z - y \sinh z) \\ y & \longrightarrow & K'(y \cosh z + x \sinh z) \\ z & \longrightarrow & 0 \end{array} $	$ \begin{array}{ccc} x & \longrightarrow & & \longrightarrow & K \sqrt{x^2 - y^2} \\ y & \longrightarrow & 0 \\ z & \longrightarrow & z + \tanh^{-1}(y/x) \end{array} $

- In hyperbolic mode, iterations 4, 13, 40, 121, ..., *j*, 3*j*+1,... must be repeated. The constant *K'* given below accounts for this.
- *K* = 1.646760258121...
- 1/K = 0.607252935009...
- K' = 0.8281593609602...
- 1/K'= 1.207497067763...

CORDIC

What can you compute with CORDIC?

Directly computable functions [edit | edit | source]

$\sin z$	$\cos z$
$ an^{-1}z$	$\sinh z$
$\cosh z$	$\tanh^{-1}z$
y/x	xz
$\tan^{-1}(y/x)$	$\sqrt{x^2+y^2}$
$\sqrt{x^2-y^2}$	$e^z = \sinh z + \cosh z$

Indirectly computable functions [edit | edit | source]

In addition to the above functions, a number of other functions can be produced by combining the results of previous computations:


$$an z = rac{\sin z}{\cos z}$$
 $ext{cos}^{-1} w = an^{-1} rac{\sqrt{1 - w^2}}{w}$ $anh z = rac{\sinh z}{\cosh z}$ $ext{sin}^{-1} w = an^{-1} rac{w}{\sqrt{1 - w^2}}$ $ext{ln } w = 2 anh^{-1} rac{w - 1}{w + 1}$ $ext{log}_b w = rac{\ln w}{\ln b}$ $ext{cosh}^{-1} = ext{ln} \left(w + \sqrt{w^2 - 1}
ight)$ $anh^{-1} (y/x)$ $ext{sinh}^{-1} = ext{ln} \left(w + \sqrt{w^2 + 1}
ight)$ $ext{} \sqrt{x^2 - y^2}$ $ext{} \sqrt{w} = \sqrt{(w + 1/4)^2 - (w - 1/4)^2}$

Often Use more "Primitive" algorithms on an FPGA

- Along with things like Srli or add, modern processors will often have:
 - 32-bit integer multiply instructions
 - Floating-point instructions
 - Ftc...
- If both Srli and Mult cost the same in terms of instructions, then you might as well use a Mult if it gets you more performance
 - And many algorithms for certain things can be done more quickly using Mult than just Srli

In an FPGA, accelerator, etc...

- If you have the freedom to not use mult, and it has a benefit (perhaps in terms of resource usage)...
- Then you should consider it as another degree in which to optimize.
- Have finite number of multiplier blocks on FPGA...
- Spending some on an algorithm that doesn't need it could hurt you elsewhere



So make sure you explore your algorithms

• Don't necessarily do it the software way or even the "C-way" since those are often optimized to a different set of constraints.

Data Type Sizes

- In a traditional processor, instructions are optimized for particular data type sizes:
 - 32 or 64 bit integers
 - 32 or 64 bit floats
- Don't need to do that necessarily anymore
- Can be the difference between making timing and not making timing

23 Feb 2024

The Ongoing 8-bit debate in the ML field

FP8 FORMATS FOR DEEP LEARNING

Paulius Micikevicius, Dusan Stosic, Patrick Judd, John Kamalu, Stuart Oberman, Mohammad Shoeybi, Michael Siu, Hao Wu

NVIDIA

{pauliusm, dstosic, pjudd, jkamalu, soberman, mshoeybi, msiu, skyw}@nvidia.com

Neil Burgess, Sangwon Ha, Richard Grisenthwaite

Arm

n.ha, richard.grisenthwaite}@arm.com

s Cornea, Alexander Heinecke, Pradeep Dubey

Intel

ea, alexander.heinecke, pradeep.dubey}@intel.com

FP8 Quantization: The Power of the Exponent

Andrey Kuzmin*, Mart Van Baalen*, Yuwei Ren, Markus Nagel, Jorn Peters, Tijmen Blankevoort

Oualcomm AI Research[†]

{akuzmin, mart, ren, markusn, jpeters, tijmen}@qti.qualcomm.com

Abstract


When quantizing neural networks for efficient inference, low-bit integers are the go-to format for efficiency. However, low-bit floating point numbers have an extra degree of freedom, assigning some bits to work on an exponential scale instead. This paper in-depth investigates this benefit of the floating point format for neural network inference. We detail the choices that can be made for the FP8 format, including the important choice of the number of bits for the mantissa and exponent.

ABSTRACT

erating deep learning training inference beyond the 16-bit In this paper we propose an 8-bit floating point (FP8) binary

And of course...remember memory is often a limiting factor!

- Few years ago...team built a fully-pipelined search implementation.
- Could search 1024
 elements 100 million
 times per second.
- But we couldn't give it data fast enough to take advantage of it.



Final Project Teams/prefernces by tonight

- Must submit tonight
- Do it
- See Piazza announcement